Interrupt low time for ARMv8-A53

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Interrupt low time for ARMv8-A53

1,604 次查看
pro-supportengi
NXP Employee
NXP Employee

I want to now what is the minimum low time required for the ARMv8-A53 interrupt to detect as a valid interrupt.

Pls guide with proper reference.

For example, the ethernet driver for the LS1043ARDB and/or toggling a GPIO for an interrupt?

标签 (1)
0 项奖励
回复
2 回复数

1,395 次查看
r8070z
NXP Employee
NXP Employee

Have a great day,

The LS1043A interrupt controller (GIC) inputs are asynchronous to any visible clock. GIC inputs are required to be valid for at least 3 SYSCLKs to ensure proper operation.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

1,395 次查看
pro-supportengi
NXP Employee
NXP Employee

What is the best and worst case latency for interrupts on the LS1043A?  Latency between the occurrences of the interrupt and the start of the ISR.

0 项奖励
回复