How to configure 2 rgmii in ls1021a sdk2.0

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

How to configure 2 rgmii in ls1021a sdk2.0

Jump to solution
1,045 Views
winstonjacob
Contributor IV

I am using ls1021a custom board which is having 2 rgmii ports, i tried to configure in dts file but it not changing from sgmii to rgmii, And in rcw also I made EC1 to 000 and EC3 to 000, still not changing to rgmii mode, anyone please help me resolve this issue.

 

Thanks & regards

Winston

 

0 Kudos
1 Solution
1,020 Views
ufedor
NXP Employee
NXP Employee

In the provided log SerDes protocol 0x30 has SGMII1 enabled.

Please refer to the QorIQ LS1021A Reference Manual, Table 4-14. RCW field descriptions, 416-418 EC1:

"NOTE: SGMII gets precedence over any overlapping EC1, EC2, or EC3 settings in RCW."

This note means that EC1 can be used for RGMII1 only if SerDes protocol does not configure SGMII1 - refer to the QorIQ LS1021A Reference Manual, Table 33-2. Supported SerDes options.

View solution in original post

0 Kudos
5 Replies
1,042 Views
ufedor
NXP Employee
NXP Employee

1) Which SerDes protocol is used? (U-Boot log)

2) Have you considered following:

"NOTE: SGMII gets precedence over any overlapping EC1, EC2, or EC3 settings in RCW."

from the QorIQ LS1021A Reference Manual, Table 4-14. RCW field descriptions, EC1

0 Kudos
1,033 Views
winstonjacob
Contributor IV

Thanks for the reply @ufedor,

Here I attached the u-boot log, here we are not using serdes so I commented that.

 

U-Boot SPL 2016.012.0+ga9b437f (May 19 2021 - 17:22:42)
Trying to boot from MMC


U-Boot 2016.012.0+ga9b437f (May 19 2021 - 17:22:42 +0530)

CPU: Freescale LayerScape LS1021, Version: 2.0, (0x87001120)
Clock Configuration:
CPU0(ARMV7):640 MHz,
Bus:192 MHz, DDR:512 MHz (1024 MT/s data rate),
Reset Configuration Word (RCW):
00000000: 0608000a 00000000 00000000 00000000
00000010: 30000000 00007900 60040a00 21046000
00000020: 00000000 00000000 00000000 0021c900
00000030: 80000100 04093340 00000000 00000000
I2C: ready
Board: PEEK-ATC-GEN2
DRAM: 512 MiB
Flash: 0 Bytes
MMC: FSL_SDHC: 0
*** Warning - bad CRC, using default environment

In: serial
Out: serial
Err: serial
Net: eTSEC1, eTSEC3 [PRIME]
Hit any key to stop autoboot: 0
=>
=>
=>
=>
=> mdio list
FSL_MDIO:
1 - Generic PHY <--> eTSEC1
2 - Generic PHY <--> eTSEC3
=>

0 Kudos
1,030 Views
ufedor
NXP Employee
NXP Employee

In the provided log SerDes protocol 0x30 has SGMII1 enabled.

Lets start with the RGMII3 - it should be operational if all interface signals are connected properly, EC1/2/3_GTX_CLK125 is applied and properly selected by SCFG_ETSECCMCR[ETSECCM] and internal RX and TX delays are enabled in the PHY.

0 Kudos
1,023 Views
winstonjacob
Contributor IV

Thanks for the reply @ufedor,

       Yes the default rgmii is working properly, but the sgmii to rgmii  change is not happening when I change in the DTS files.

      I need to change the EC1 to sgmii mode, but its not changing to rgmii, any thing I need to do in RCW or configuration wise, please suggest me.

 

Regards

Winston

0 Kudos
1,021 Views
ufedor
NXP Employee
NXP Employee

In the provided log SerDes protocol 0x30 has SGMII1 enabled.

Please refer to the QorIQ LS1021A Reference Manual, Table 4-14. RCW field descriptions, 416-418 EC1:

"NOTE: SGMII gets precedence over any overlapping EC1, EC2, or EC3 settings in RCW."

This note means that EC1 can be used for RGMII1 only if SerDes protocol does not configure SGMII1 - refer to the QorIQ LS1021A Reference Manual, Table 33-2. Supported SerDes options.

0 Kudos