CodeWarrior TAP runs indefinitely when accessing certain registers

cancel
Showing results for 
Search instead for 
Did you mean: 

CodeWarrior TAP runs indefinitely when accessing certain registers

Jump to solution
230 Views
jeremy_henderso
Contributor I

I'm using an LS1021A TWR dev board and every time my code reads from 0x350071C or 0x340071C the TAP device runs in definitely, pressing the pause button in CodeWarrior results in the following error message:

Target request failed: CCSProtocolPlugin: Failed to stop process.

This seems to occur when accessing 0x3500000 and 0x3400000 also.

Labels (1)
0 Kudos
1 Solution
141 Views
Pavel
NXP TechSupport
NXP TechSupport

See the Table 32-2 of the LS1021a Reference Manual.

It looks like that PCIe2 is not enabled in your RCW.

Have a great day,
Pavel Chubakov

 

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
4 Replies
141 Views
Pavel
NXP TechSupport
NXP TechSupport

Sorry.

See SerDes Chapter.

See the Table 33-2 in the LS1021a Reference Manual Rev 3.

Have a great day,
Pavel Chubakov

0 Kudos
141 Views
jeremy_henderso
Contributor I

Thank you, re-flashing the RCW appears to have fixed the issue.

0 Kudos
142 Views
Pavel
NXP TechSupport
NXP TechSupport

See the Table 32-2 of the LS1021a Reference Manual.

It looks like that PCIe2 is not enabled in your RCW.

Have a great day,
Pavel Chubakov

 

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
141 Views
jeremy_henderso
Contributor I

Hi Pavel, 

Table 32-2 refers to OOB timing specifications for the SATA interface, is this the correct table number? I'm not seeing PCIe enable bits in the RCW settings either.

I'm also seeing a similar issue when enabling the MMU and Cache with the following code:

 __asm__ __volatile__ (
 "mrc p15, 0, r0, c1, c0, 0;" /* Read SCTLR into R0 */
 "orr r0, r0, #0x4;" /* Set C bit (bit 2) in SCTLR value */
 "orr r0, r0, #0x1000;" /* Set I bit (bit 12) in SCTLR value */
 "orr r0, r0, #0x1;" /* Set M bit (bit 0) in SCTLR value */
 "mcr p15, 0, r0, c1, c0, 0;" /* Write configuration to SCTLR register */
 );

0 Kudos