BGA breakout routing dimensions, LS1046

[dale_blankenshi]

I am running pre-layout signal integrity simulations on the LS1046A PCIe lanes, and was looking for guidance on BGA breakout routing dimensions (worst-case) to use in HyperLynx. I'm currently assuming 6 mil trace width and 4 mil space, with a max length of 700 mils on the surface before the DC blocking capacitor (on the transmit side) and to a via to an internal layer. I don't know if I should assume a narrower trace width due to the BGA congestion.

Thanks.

[ufedor · Accepted solution]

It is possible to refer to the LS1046ARDB-PB layout which is included into the Design Files package available for download from:

QorIQ® LS1046A Development Board | NXP 

[dale_blankenshi]

Yes, thank you. That is essentially what I needed.