BGA breakout routing dimensions, LS1046

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

BGA breakout routing dimensions, LS1046

跳至解决方案
1,215 次查看
dale_blankenshi
Contributor II

I am running pre-layout signal integrity simulations on the LS1046A PCIe lanes, and was looking for guidance on BGA breakout routing dimensions (worst-case) to use in HyperLynx. I'm currently assuming 6 mil trace width and 4 mil space, with a max length of 700 mils on the surface before the DC blocking capacitor (on the transmit side) and to a via to an internal layer. I don't know if I should assume a narrower trace width due to the BGA congestion.

Thanks.

0 项奖励
回复
1 解答
1,158 次查看
ufedor
NXP Employee
NXP Employee

It is possible to refer to the LS1046ARDB-PB layout which is included into the Design Files package available for download from:

QorIQ® LS1046A Development Board | NXP 

在原帖中查看解决方案

2 回复数
1,159 次查看
ufedor
NXP Employee
NXP Employee

It is possible to refer to the LS1046ARDB-PB layout which is included into the Design Files package available for download from:

QorIQ® LS1046A Development Board | NXP 

1,158 次查看
dale_blankenshi
Contributor II

Yes, thank you. That is essentially what I needed.

0 项奖励
回复