lpc1343 capture level

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

lpc1343 capture level

ソリューションへジャンプ
1,111件の閲覧回数
googcheng
Contributor I

what is the low/high level for the P1.5 capture

/* For receive, this module uses TMR32B0-CAP0 input (capture and interrupt on both edges) */
/* TMR32B0-CAP0 input (P1.5) is connected to P1.1 (to check high / low level by software) */
/* So set P1.5 as CT32B0.CAP0 (= DALI receive pin). Bit 7:6 (reserved) are also set to 1 */
#define DALI_ConfigInput() { LPC_IOCON->PIO1_5 = 0xD2; }

ラベル(1)
0 件の賞賛
返信
1 解決策
977件の閲覧回数
victorjimenez
NXP TechSupport
NXP TechSupport

Hello Jay, 

In the data sheet of the LPC1343 (https://www.nxp.com/docs/en/data-sheet/LPC1311_13_42_43.pdf) if you reference table 7, you will see the information you are looking for. 

pastedImage_3.png

Hope it helps! 

Victor.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
978件の閲覧回数
victorjimenez
NXP TechSupport
NXP TechSupport

Hello Jay, 

In the data sheet of the LPC1343 (https://www.nxp.com/docs/en/data-sheet/LPC1311_13_42_43.pdf) if you reference table 7, you will see the information you are looking for. 

pastedImage_3.png

Hope it helps! 

Victor.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信