SPI1

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

SPI1

810 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by IanB on Fri May 09 06:52:52 MST 2014
I'm working on an LPC1113/302 (48-pin version), but SPI1 is not showing up in the peripherals. Is there some way of adding it?

Labels (1)
0 Kudos
Reply
4 Replies

791 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by IanB on Fri Aug 01 07:30:58 MST 2014
I see that we now have a new version of LPCXpresso which still does not show SPI1 in peripheral view!

0 Kudos
Reply

791 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by IanB on Fri May 09 14:30:11 MST 2014
Yes, that's what I meant (was I not clear?)

LPC1113FDB48/302 has two SPI's according to the data sheet, but only the SPI0 shows up in the peripherals view.
I'd like to see what SPI1 is up to.
0 Kudos
Reply

791 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by R2D2 on Fri May 09 13:37:43 MST 2014
:quest:

I think he's talking about Peripherals View. There's no SPI1 available for LPC1113 LQFP48 versions...
0 Kudos
Reply

791 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by nxp_apps on Fri May 09 12:24:24 MST 2014
Hi,

Please check the basic configuration in your software:

1) The SPI pins must be configured in the IOCONFIG register block.
2) In the SYSAHBCLKCTRL register, set bit 11 and bit 18 (Table 21).
3) Enable the SPI1 peripheral clock by writing to the SSP1CLKDIV registers
4) Before accessing the SPI blocks, ensure that the SSP_RST_N bit in the PRESETCTRL register is set to 1. This de-asserts the reset signal to the SPI blocks.

You can refer to the LPCOpen software
http://www.lpcware.com/content/nxpfile/lpcopen-software-development-platform-lpc11xx-packages
or the sample bundle code as a reference.
http://www.lpcware.com/content/nxpfile/sample-code-bundle-lpc11xx-peripherals-using-nxp-lpcxpresso

Thanks.

nxp_support
0 Kudos
Reply