dma adc pdb

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

dma adc pdb

1,259 次查看
benelghali
Contributor II

hello everybody,

here is my problem i configured dma channel 0 on pdb request and in this transfer i configured ADC0 SC1A register so  it generate a soft trigger to begin adc0 conversion.

In the other hand i configured dma channel 1 on ADC0 COCO request to transfer data from ADC0 RA to a buffer i created.

So regarding to this configuration i expected to have one conversion after each PDB request.

To check this i configured a dma channel1 interrupt and i set then reset a pin to see a pulse at the oscilloscope each time a conversion is complete.

here is my problem i got a continuous train of pulses that are not synchronized with the pdb request so i checked the adc0 and it is not configured in continuous mode so i didn't understand why i didn't have the desired behavior.

Can anyone help me please.

Thanks.

标签 (1)
标记 (4)
0 项奖励
回复
2 回复数

1,066 次查看
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi,

Please check the update at the below thread:

adc dma pdb

Thank you for the attention.


Have a great day,
Ma Hui

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

1,066 次查看
Alice_Yang
NXP TechSupport
NXP TechSupport

Hello biel,

Please tell us which chip do you use ?

And you'd better show your code .

And pay attention , for example k64 chip, from the RM:

"

In Software Trigger mode, when SC2[ADTRG]=0, writes to SC1A

subsequently initiate a new conversion, if SC1[ADCH] contains a value other than all 1s.

"

It meaning when SC2[ADTRG]=0, when wites ot SC1A register , it will start a new conversion, please check .

BR

Alice

0 项奖励
回复