Hi,
thanks Ma Hui for your support. I checked that I followed all the recommended steps.
What I tried and did not help:
Current state: 0.15% noise
Practically, I have the same problem as you describe in the 19 counts off example.
-Replaced switching regulator with lab power supply. Same issue.
-Vss&Vref are already highly bypassed.
-No chance to place ferrite beads in the design. However, as no more switching device is left, nor any noise can be seen with 12 bit oscilloscope, i guess this will not make a difference.
-played with sample time: No difference. ADC Channels are actively driven by opamp, so i guess this won't be an issue anyhow.
-reduce the clk divder highly. Same issue.
What helped (if you have same problem):
Changed clk source from Bus Clk to Oscillator Clock: OSCERCLK
So I recommend using OSCERCLK with 8MHz.
Now i have 0.07% noise, which meets the Freescale minimum spec of 10.4 effective bits.
How to calulate: 1/2^ENOB=0,074%
What I guess (it's just a guess, based on the made experience): The Busclock is not stable enough, has some gitter? I use standard 120MHz option for KN512. When I change the frequency from 10MHz to 5MHz same issue.
In case everything else fails:
Oversampleing and averaging.
Generally I would like to have a more stable adc.