Hello,
I've received feedback from Freemaster team.
Just to confirm - I hope the glitch on PWM signal is only observed when FreeMASTER is just establishing connection...? It should NOT be observed during normal communication - that would be really bad.
When FreeMASTER is connecting (and also when a debugger communicates with target while setting a breakpoint etc), the JTAG temporarily forces the CPU to a background/suspended mode to analyze the connection. I think it is normal/default behavior that the peripheral clocks are suspended during this period - causing the PWM glitch. The KV4x reference manual writes about it in section 37.2.2. It may indeed be dangerous to the motor hardware.
The customer should consider setting the CTRL2[DBGEN] bit in PWM configuration.

Hope it helps!
Best regards,
Felipe
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored. Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
------------------------------------------------------------------------------