Freescale Kinetis K20 based MK20FN1M0VMD12 reset state question

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Freescale Kinetis K20 based MK20FN1M0VMD12 reset state question

ソリューションへジャンプ
829件の閲覧回数
sherry_zahid
Contributor III

Hi,

I am working with MK20FN1M0VMD12 K20 based processor. I am looking at the default pin assignment in the datasheet, for example the pin "PTD11" says "disabled" under default. I understand that this means the pin will be disabled on reset. How does it behave exactly? Will PTD11 be pulled up/down? What exactly does "disabled" mean? Will I need to put an external (current limiting or pull up) resistor to this pin for microcontroller safety?

Thanks for your time,

Sherry

ラベル(2)
0 件の賞賛
返信
1 解決策
707件の閲覧回数
Paul_Tian
NXP Employee
NXP Employee

Hi, Sherry

Disable means high-impedance. So you have leave this pin floating.

Hope my reply can help you.

Best Regards

Paul

元の投稿で解決策を見る

2 返答(返信)
708件の閲覧回数
Paul_Tian
NXP Employee
NXP Employee

Hi, Sherry

Disable means high-impedance. So you have leave this pin floating.

Hope my reply can help you.

Best Regards

Paul

707件の閲覧回数
sherry_zahid
Contributor III

Thanks Paul

0 件の賞賛
返信