External Crystal Drive Level Too High S9KEAZN64AMLC

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

External Crystal Drive Level Too High S9KEAZN64AMLC

186件の閲覧回数
amitsinhaEM
Contributor I

Hello, 

We are using the MCU S9KEAZN64AMLC in our design with an external crystal (ECS-160-12-37BQ-CTN-TR, load capacitance 12 pF).

We observed that the crystal drive level is about three times the recommended 100 µW.

Currently, we are using HGO = 1 (high gain) in our code because the ESR of the external crystal is 150 Ω.

Could you please advise which setup is correct, high gain (HGO = 1) or switch to low gain (HGO = 0) for this crystal? 

If HGO=1 is correct why drive level of crystal too high?

 

SCH.png

 

 

0 件の賞賛
返信
3 返答(返信)

96件の閲覧回数
amitsinhaEM
Contributor I

We are using the same setup still drive level is too high. 

0 件の賞賛
返信

118件の閲覧回数
Pablo_Ramos
NXP Employee
NXP Employee

Hi @amitsinhaEM,

According to the datasheet, and given the crystal's ESR of 150 Ω, your setup should be configured with High Range and High Gain Mode.

Screenshot 2025-08-26 123729.png

Set the oscillator control register as follows:

OSC_CR[RANGE] = 1 (High frequency range)

OSC_CR[HGO] = 1 (High gain mode)

Please ensure that both the RANGE and HGO bits in the OSC_CR register are properly set.

Best Regards,

Pablo

0 件の賞賛
返信

77件の閲覧回数
amitsinhaEM
Contributor I

Hi @Pablo_Ramos,  

We are using the same setup still drive level is too high.

OSC_CR[RANGE] = 1 (High frequency range)

OSC_CR[HGO] = 1 (High gain mode)


0 件の賞賛
返信