Hello Yasuhiko
I am now reading the header file of the sdk : fsl_port_hal.h.
A comment states:
/*!
* @brief Configures the maximum size of the glitches (in clock cycles) that the digital filter absorbs
* for enabled digital filters. Glitches that are longer than this register setting
* (in clock cycles) pass through the digital filter, while glitches that are equal
* to or less than this register setting (in clock cycles) are filtered. Changing the
* filter length should only be done after disabling all enabled filters.
*
* @param baseAddr port base address
* @param width configure digital filter width (should be less than 5 bits).
*/
static inline void PORT_HAL_SetDigitalFilterWidth(uint32_t baseAddr, uint8_t width)
So it seems the suggestion is to disable the filter then to change the length. Can You give me the page of the reference manual
where it explained differently?
Thank You for the assistance...
Pietrp