S32K311 microcontroller for ADC module

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

S32K311 microcontroller for ADC module

766 次查看
truptikavadi1
Contributor I

Clock source (FIRC) frequency used is 48Mhz.

For ADC having a sampling rate of 1Khz, what will the conversion clock cycles to be configured (INPSAMP) 

0 项奖励
回复
3 回复数

742 次查看
davidtosenovjan
NXP TechSupport
NXP TechSupport

davidtosenovjan_0-1748012572462.png

Based on your configuration with a 6 MHz ADC clock and the maximum allowed input sampling time (INPSAMP = 255), the minimum achievable ADC conversion frequency is approximately 19.35 kHz.

Pay attention to RM, section 60.3.18 Conversion time

 

 

0 项奖励
回复

717 次查看
truptikavadi
Contributor I

But I want the sampling rate to be 1Khz, so how can I configure this in terms of clock cycles 

 

0 项奖励
回复

699 次查看
davidtosenovjan
NXP TechSupport
NXP TechSupport

So you mean actually triggering rate. I have somehow expected continuous conversions, but you may trigger ADC conversion 1000x per second thus you have conversion rate 1kS/sec.

It is indeed not set by INPSAMP, but it is just application dependent. INPSAMP says how many clocks sampling phase takes.

0 项奖励
回复