An Introduction to Heterogeneous Multiprocessing (ARM® Cortex®-A + Cortex-M) on Next-Generation i.MX Applications Processors

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

An Introduction to Heterogeneous Multiprocessing (ARM® Cortex®-A + Cortex-M) on Next-Generation i.MX Applications Processors

An Introduction to Heterogeneous Multiprocessing (ARM® Cortex®-A + Cortex-M) on Next-Generation i.MX Applications Processors

This session will discuss the challenges of supporting multiple execution environments on embedded systems and advocate heterogeneous multiprocessing (HMP) as an effective solution to those challenges. The i.MX architecture will evolve to support HMP based on the integration of ARM Cortex-A and Cortex-M processors into a single SoC. This session will introduce the HMP architectural features available on next-gen i.MX designs, including resource sharing/isolation, interprocessor communication and interprocessor synchronization.

Presented by Rob Cosaro

Presented at DwF Silicon Valley - March 26, 2015

Session ID: AMF-SHB-T1036

Attachments
No ratings
Version history
Last update:
‎03-30-2015 02:55 PM
Updated by: