MCF5485 Flexbus lines level at start up?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

MCF5485 Flexbus lines level at start up?

987 Views
zwilcox
Contributor IV

Hey! I have a question as to what level the Flexbus lines come up as on the MCF5485.

The Table 2-1 of the RM shows FBCS[5:0] and BE come up as high.

However, table 17-1 shows they come up as Hi-Z

flexbus1.png

flexbus2.png

flexbus3.png

3 Replies

877 Views
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi,

The Table 2-1 of the RM shows FBCS[5:0] and BE come up as high is correct.

best regards,

Mike

877 Views
zwilcox
Contributor IV

Thanks :smileyhappy:

0 Kudos

877 Views
TomE
Specialist II

Since it is easy to do, I would test this. Jam the chip in Reset and see if the pins read high with a resistive load on them. The 1M/10M resistance of an oscilloscope probe would be enough for an initial measure. Then remove Reset and see if they change.

Otherwise, if you have signals where it is important that they don't float at reset, add pull resistors to the hardware design.

There might be a difference between "State During Reset" and "State After Reset". With some chips, even dedicated output pins are tri-state when the reset pin is asserted. If this is important to you it is worth checking on the bench.

If you read the RM Errata, Table 2.1 has been updated 9 times, although changing the reset state isn't listed as a change. That may explain why it is correct.

Tom

0 Kudos