The MCF52235 RM rev 2 ( p19-23) suggest a delay of tStat-up after EPHYEN has been asserted ( 0->1) before the MII registers can be configured via the MDIO, but nowhere in the RM this time is defined.
Can anybody help?
( I had a look at how Inerniche did it by multiple polling ... )
