May be keeping the IIF flag uncleared in the slave ISR keeps the clock held low, and when the interrupt is cleared the clock will be released.
I am not sure about this but logically this should work fine.
Please let me know if my understanding is wrong.
Thanks & Regards,
Chethu