M54X5EVB User Flash Memory Problem

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

M54X5EVB User Flash Memory Problem

2,430 次查看
admin
Specialist II
For some time now I have been successfully using an M54X5EVB and a custom board based on this design on one project.
 
On a second project that is using a MCF5485 FireEngine board, I found that the code flash chip (the Intel 28F128K3 "StrataFlash" chip) wasn't working correctly any more. I tried a second board and got the same results.
 
The flash chip wasn't totally dead - I could step through the CFI intructions and the status looked OK, but the flash blocks would not unlock.
 
After much hair-pulling, I finally found that by changing the ColdFire chip select settings to add 1 cycle address setup time before CS# is asserted, the chip started working!
 
Now this is puzzling me, partly because the spec sheet for the Intel 28F128K3 does not show any requirement for address setup before CS# is asserted. Also, I worked for over a year on my previous project using the flash chip with the default settings (no address setup time) and didn't see any problems.
 
Anybody have any suggestions why the flash chip should start misbehaving this way?
标签 (1)
0 项奖励
回复
3 回复数

749 次查看
mnorman
NXP Employee
NXP Employee
Take a look at the hold time requirements for the address latch.  The extra cycle of address setup is required for the latch to snag the address properly.

-mnorman
0 项奖励
回复

749 次查看
admin
Specialist II
mnorman,
 
You may be right - but if that is the case, how do you explain the boot flash on CS0 working OK without this setup time?
0 项奖励
回复

749 次查看
mnorman
NXP Employee
NXP Employee
That's a good question and I don't have a good answer for why it works with the other Flash device.  I would certainly expect an exhaustive test of the boot flash to fail if this extra cycle of address setup wasn't provided.

-mnorman
0 项奖励
回复