ls1021atwr: secure access to SMMU register from PL0

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

ls1021atwr: secure access to SMMU register from PL0

Jump to solution
627 Views
vsiles
Senior Contributor I

Hi,

I'm trying to write a userland driver for my µkernel (secure kernel running in Secure PL1, driver running in Secure PL0) to control the SMMUs. In the reference manual, I don't see any bit in the CSU_CSL to allow RW access to Secure/User.

1) Is it possible to control the SMMU from PL0 on this board ?

2) If it is, how do I achieve that ?

 

Best,

Vincent

Labels (1)
0 Kudos
1 Solution
379 Views
vsiles
Senior Contributor I

From what I gathered from the TRM of MMU-400, this is not possible: only accesses from PL1 can configure the SMMU, accesses from PL0 are ignored/return 0.

View solution in original post

0 Kudos
1 Reply
380 Views
vsiles
Senior Contributor I

From what I gathered from the TRM of MMU-400, this is not possible: only accesses from PL1 can configure the SMMU, accesses from PL0 are ignored/return 0.

0 Kudos