Variation of  RTI interrupt time due variation in clk source ?  S08AW32

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Variation of  RTI interrupt time due variation in clk source ?  S08AW32

1,711 次查看
Denn
Contributor I
Hello,

From Data sheet of AW32 i see that Real Time Intr clock source (1kHz) can have a deviation of 30%in period from 700us to 1300us, while desired is 1000us.

I have selected the duration of interrupt to be 8ms.

So I would like to know the relation of clock source and the intr occurance period(ideal 8ms) and hence the change in intr occurance period due to change in clk source.

Any equations relating the clk src and intr occurance period ?

Regards,
Denn
 
 
 
 
 
Added p/n to subject.


Message Edited by NLFSJ on 2008-03-10 03:11 PM
标签 (1)
0 项奖励
回复
4 回复数

454 次查看
JimDon
Senior Contributor III
I'd say  30%. Since you are just dividing down the clock, it will have the same amount variation.

In other words 8*700us is the low value and 8*1200us is the high value.
0 项奖励
回复

454 次查看
Denn
Contributor I
Hello Jim,
 
Even I think so.More over there is no eqn of how it is divided (hopefully the clk source and the interrupt occurance are linearly related without any constants adding to dividers.)
 
I think the high value should be 8*1.300 ms
 
Regards,
Denn
0 项奖励
回复

454 次查看
JimDon
Senior Contributor III
Your right I meant 8*1300us.
Sorry typo.

Well, if it is a 1ms clock to start with, and it becomes 8ms, the equ is "divided by 8".

0 项奖励
回复

454 次查看
Denn
Contributor I
Ya.. you are right Jim.
 
Denn
0 项奖励
回复