In the 9S08 Reference Manual, even though it isn't explicitly mentioned, it is implied by the word sized register definitions (MSB in lower address, LSB in higher address), and also in the various CPU instruction details. For example, the byte order of the push of the PC register on the stack during a JSR.
Message Edited by tonyp on
2007-07-27 12:40 PM