Design Note: To prevent S08PA/PT hung up by multiple short reset signals when POR

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Design Note: To prevent S08PA/PT hung up by multiple short reset signals when POR

1,045件の閲覧回数
LaMoris
NXP Employee
NXP Employee

Found that S08PA/PT family can be hung up by multiple short reset signals input to reset pin when POR.

To put RC components on reset pin is suggested as what in document.

The hung up issue happens when no RC on reset pin.

The workaround is:

1) To configure reset as a GPIO.

2) To enable internal glitch filter in the beginning of main() as below, the filter clock source must be LPOCLK rather than BUSCLK. It's not a total solution due to MCU could be hung up at some corner conditions:

PORT_IOFLT2_FLTRST = 3;

PORT_FCLKDIV_FLTDIV3 = 7;

24843_24843.png1.png

ラベル(1)
タグ(4)
0 件の賞賛
返信
0 返答(返信)