Design Note: To prevent S08PA/PT hung up by multiple short reset signals when POR

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Design Note: To prevent S08PA/PT hung up by multiple short reset signals when POR

548 次查看
LaMoris
NXP Employee
NXP Employee

Found that S08PA/PT family can be hung up by multiple short reset signals input to reset pin when POR.

To put RC components on reset pin is suggested as what in document.

The hung up issue happens when no RC on reset pin.

The workaround is:

1) To configure reset as a GPIO.

2) To enable internal glitch filter in the beginning of main() as below, the filter clock source must be LPOCLK rather than BUSCLK. It's not a total solution due to MCU could be hung up at some corner conditions:

PORT_IOFLT2_FLTRST = 3;

PORT_FCLKDIV_FLTDIV3 = 7;

24843_24843.png1.png

标签 (1)
标记 (4)
0 项奖励
0 回复数