<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: QuadSpi vs DSPI ? in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241687#M640</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/juangutierrez"&gt;juangutierrez&lt;/A&gt; can you help on this case?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 20 Sep 2013 16:52:13 GMT</pubDate>
    <dc:creator>karina_valencia</dc:creator>
    <dc:date>2013-09-20T16:52:13Z</dc:date>
    <item>
      <title>QuadSpi vs DSPI ?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241686#M639</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;CAn you use the QuadSPI interface for regular SPI communication or is this dedicated for Spi Flash only?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Sep 2013 00:09:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241686#M639</guid>
      <dc:creator>HeMyFAE</dc:creator>
      <dc:date>2013-09-20T00:09:27Z</dc:date>
    </item>
    <item>
      <title>Re: QuadSpi vs DSPI ?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241687#M640</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/juangutierrez"&gt;juangutierrez&lt;/A&gt; can you help on this case?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Sep 2013 16:52:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241687#M640</guid>
      <dc:creator>karina_valencia</dc:creator>
      <dc:date>2013-09-20T16:52:13Z</dc:date>
    </item>
    <item>
      <title>Re: QuadSpi vs DSPI ?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241688#M641</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The QuadSPI modules is flexible enough and supports single, dual, quad and octal (2 flash devices) modes of operation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The instruction-operand issued by the programmable sequence engine provide a 2-bit field called PINS which indicates how many lines/pads to use for the&lt;/P&gt;&lt;P&gt;read/write (or any other) command. The possible values are:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x0 for Single mode, &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x1 for Dual, &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x10 for Quad and &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x11 for Octal.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You can check Section 30.5.3.1 Programmable Sequence Engine in Reference Manual for more info.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Sep 2013 14:34:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241688#M641</guid>
      <dc:creator>juangutierrez</dc:creator>
      <dc:date>2013-09-23T14:34:50Z</dc:date>
    </item>
    <item>
      <title>Re: QuadSpi vs DSPI ?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241689#M642</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN lang="EN-GB" style="font-size: 11.0pt; font-family: 'Calibri','sans-serif'; color: #1f497d;"&gt;However I think if possible is better/recommended to use one of the for SPI modules in Vybrid. The programming model in QSPI is a tied to the Program Sequence Engine who is optimized for Flash Memories. So it is possible but not recommended if you have free one of the other regular SPI blocks&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-GB" style="font-size: 11.0pt; font-family: 'Calibri','sans-serif'; color: #1f497d;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Sep 2013 17:00:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/QuadSpi-vs-DSPI/m-p/241689#M642</guid>
      <dc:creator>juangutierrez</dc:creator>
      <dc:date>2013-09-24T17:00:32Z</dc:date>
    </item>
  </channel>
</rss>

