<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic This an automatic process.  We are marking this post as s... in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/1137424#M6096</link>
    <description>&lt;B&gt;This an automatic process.&lt;/B&gt;&lt;BR /&gt;&lt;BR /&gt;
We are marking this post as solved, due to the either low activity or any reply marked as correct.&lt;BR /&gt;&lt;BR /&gt;
If you have additional questions, please create a new post and reference to this closed post.&lt;BR /&gt;&lt;BR /&gt;
NXP Community!</description>
    <pubDate>Thu, 03 Sep 2020 17:07:41 GMT</pubDate>
    <dc:creator>CommunityBot</dc:creator>
    <dc:date>2020-09-03T17:07:41Z</dc:date>
    <item>
      <title>Internal 3P0-LDO for USB</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/422242#M4598</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We have a custom board (SVF512R3K1) where only USB0 is connected and USB1 is not used.&lt;/P&gt;&lt;P&gt;After enabling the internal 3P0-LDO the software hangs, cause there is a loop which waits until the flag OK_VDD3P0 in reg ANADIG_REG_3P0 is set, which never happens.&lt;/P&gt;&lt;P&gt;I have done some tests with different settings (ENABLE_ILIMIT, ENABLE_BO, REG_3P0_VBUS_SEL, ..) in this register without success.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have done some tests using the TWR-Board and I only get a working 3P0-LDO when USB1_VBUS is connected to 5V and either USB0_VBUS_DETECT or USB1_VBUS_DETECT&lt;/P&gt;&lt;P&gt;is also connected to 5V. It seems that the 3P0-LDO can only be supplied by USB1_VBUS and not by USB0_VBUS.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can anybody confirm this ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Sebastian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Jun 2015 06:45:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/422242#M4598</guid>
      <dc:creator>slw</dc:creator>
      <dc:date>2015-06-23T06:45:44Z</dc:date>
    </item>
    <item>
      <title>Re: Internal 3P0-LDO for USB</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/422243#M4599</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sebastian,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Sorry for the delay in replying.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There are a few threads about this. Please take a look at this thread:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/message/462905"&gt;Vybrid USBx_VBUS, USBx_VBUS_DETECT, USBx_VBUS_EN and USBx_VBUS_OC pins&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In short, you can use any USBx_VBUS pin to supply the LDO and at least one of the VBUS_DETECT pins must see 5V.&lt;/P&gt;&lt;P&gt;ENABLE_LINREG must be set for OK_VDD3P0 to turn on&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Richard&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 01 Jul 2015 06:26:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/422243#M4599</guid>
      <dc:creator>richard_stulens</dc:creator>
      <dc:date>2015-07-01T06:26:28Z</dc:date>
    </item>
    <item>
      <title>Re: Internal 3P0-LDO for USB</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/422244#M4600</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Richard,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for answering.&lt;/P&gt;&lt;P&gt;On the TWR-Board it seems that the LDO only works if USB1_VBUS is connected to 5V (using Jumper J21 1-2).&lt;/P&gt;&lt;P&gt;When only USB0_VBUS is connected to 5V (J21 no jumper ; J20 1-2 set), the LDO doesn't work, and I get the BO-flag,&lt;/P&gt;&lt;P&gt;regardless the setting for REG_3P0_VBUS_SEL.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Sebastian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Jul 2015 08:58:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/422244#M4600</guid>
      <dc:creator>slw</dc:creator>
      <dc:date>2015-07-14T08:58:52Z</dc:date>
    </item>
    <item>
      <title>Re: Internal 3P0-LDO for USB</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/422245#M4601</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sebastian,&lt;/P&gt;&lt;P&gt;As Richard say: at least one VBUS_DETECT have to be powered (5V).&lt;/P&gt;&lt;P&gt;And VBUS have to be powered. Tested on TWR-VF65 rev.H:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;When J21 is open (USB1_VBUS is not powered) and also J20 is open (USB0_VBUS is not powered) then USB0 does not work.&lt;/LI&gt;&lt;LI&gt;But when just J20 is inserted, J21 is open, then everything works fine - USB0_VBUS_DETECT is powered from USB0_VBUS which goes directly from J8. Please check J19 - it have to be inserted between 2-3 if you power from J8.&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;/Jiri&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jul 2015 12:30:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/422245#M4601</guid>
      <dc:creator>jiri-b36968</dc:creator>
      <dc:date>2015-07-22T12:30:13Z</dc:date>
    </item>
    <item>
      <title>This an automatic process.  We are marking this post as s...</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/1137424#M6096</link>
      <description>&lt;B&gt;This an automatic process.&lt;/B&gt;&lt;BR /&gt;&lt;BR /&gt;
We are marking this post as solved, due to the either low activity or any reply marked as correct.&lt;BR /&gt;&lt;BR /&gt;
If you have additional questions, please create a new post and reference to this closed post.&lt;BR /&gt;&lt;BR /&gt;
NXP Community!</description>
      <pubDate>Thu, 03 Sep 2020 17:07:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Internal-3P0-LDO-for-USB/m-p/1137424#M6096</guid>
      <dc:creator>CommunityBot</dc:creator>
      <dc:date>2020-09-03T17:07:41Z</dc:date>
    </item>
  </channel>
</rss>

