<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Conflict in IO MUX Configuration for i.MX6 Dual processor in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/Conflict-in-IO-MUX-Configuration-for-i-MX6-Dual-processor/m-p/678185#M5832</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have problem in configuring the IO Mux pads, when I try to use these particular signals:&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;SD4_CMD (B17) &amp;amp; SD4_CLK (E16)&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;NAND_RE_B (B17) &amp;amp; NAND_WE_B (E16)&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Since, I have to use both the interfaces uSDHC4 &amp;amp; NAND there is a conflict for these pins.&lt;/P&gt;&lt;P&gt;Can you please suggest any other options available to have both the signals.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also attached the IOMUX configured file for your review.#&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Ram&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 07 Jun 2017 11:46:19 GMT</pubDate>
    <dc:creator>rammanohar</dc:creator>
    <dc:date>2017-06-07T11:46:19Z</dc:date>
    <item>
      <title>Conflict in IO MUX Configuration for i.MX6 Dual processor</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Conflict-in-IO-MUX-Configuration-for-i-MX6-Dual-processor/m-p/678185#M5832</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have problem in configuring the IO Mux pads, when I try to use these particular signals:&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;SD4_CMD (B17) &amp;amp; SD4_CLK (E16)&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;NAND_RE_B (B17) &amp;amp; NAND_WE_B (E16)&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Since, I have to use both the interfaces uSDHC4 &amp;amp; NAND there is a conflict for these pins.&lt;/P&gt;&lt;P&gt;Can you please suggest any other options available to have both the signals.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also attached the IOMUX configured file for your review.#&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Ram&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 07 Jun 2017 11:46:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Conflict-in-IO-MUX-Configuration-for-i-MX6-Dual-processor/m-p/678185#M5832</guid>
      <dc:creator>rammanohar</dc:creator>
      <dc:date>2017-06-07T11:46:19Z</dc:date>
    </item>
  </channel>
</rss>

