<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic chip configuration information: Where is it? in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/chip-configuration-information-Where-is-it/m-p/508796#M5474</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;IN the Reference Manual there are several places with statements like this:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;RXFIFOSIZE field: The reset value depends on whether the specific UART instance supports the FIFO and on the size of&lt;/P&gt;&lt;P&gt;that FIFO. See the &lt;STRONG&gt;Chip Configuration details&lt;/STRONG&gt; for more information on the FIFO size supported for each&lt;/P&gt;&lt;P&gt;UART instance.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Where is this information?&amp;nbsp; I have looked in the Data Sheet, Reference Manual and the Fact sheet.&amp;nbsp; In several places one can find the number of UARTS, but not the really specific information such as FIFO sizes.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Apr 2016 23:06:18 GMT</pubDate>
    <dc:creator>markwatson</dc:creator>
    <dc:date>2016-04-15T23:06:18Z</dc:date>
    <item>
      <title>chip configuration information: Where is it?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/chip-configuration-information-Where-is-it/m-p/508796#M5474</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;IN the Reference Manual there are several places with statements like this:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;RXFIFOSIZE field: The reset value depends on whether the specific UART instance supports the FIFO and on the size of&lt;/P&gt;&lt;P&gt;that FIFO. See the &lt;STRONG&gt;Chip Configuration details&lt;/STRONG&gt; for more information on the FIFO size supported for each&lt;/P&gt;&lt;P&gt;UART instance.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Where is this information?&amp;nbsp; I have looked in the Data Sheet, Reference Manual and the Fact sheet.&amp;nbsp; In several places one can find the number of UARTS, but not the really specific information such as FIFO sizes.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Apr 2016 23:06:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/chip-configuration-information-Where-is-it/m-p/508796#M5474</guid>
      <dc:creator>markwatson</dc:creator>
      <dc:date>2016-04-15T23:06:18Z</dc:date>
    </item>
    <item>
      <title>Re: chip configuration information: Where is it?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/chip-configuration-information-Where-is-it/m-p/508797#M5475</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Mark,&lt;/P&gt;&lt;P&gt;it is in Chapter 3: Chip Configuration.&lt;/P&gt;&lt;P&gt;Each IP (UART, SPI, DMA, ....) can support different configuration and it depends on the SoC design how it is configured. This chapter include those details.&lt;/P&gt;&lt;P&gt;/Jiri&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 19 Apr 2016 10:55:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/chip-configuration-information-Where-is-it/m-p/508797#M5475</guid>
      <dc:creator>jiri-b36968</dc:creator>
      <dc:date>2016-04-19T10:55:30Z</dc:date>
    </item>
    <item>
      <title>This an automatic process.  We are marking this post as s...</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/chip-configuration-information-Where-is-it/m-p/1138758#M6153</link>
      <description>&lt;B&gt;This an automatic process.&lt;/B&gt;&lt;BR /&gt;&lt;BR /&gt;
We are marking this post as solved, due to the either low activity or any reply marked as correct.&lt;BR /&gt;&lt;BR /&gt;
If you have additional questions, please create a new post and reference to this closed post.&lt;BR /&gt;&lt;BR /&gt;
NXP Community!</description>
      <pubDate>Thu, 03 Sep 2020 19:04:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/chip-configuration-information-Where-is-it/m-p/1138758#M6153</guid>
      <dc:creator>CommunityBot</dc:creator>
      <dc:date>2020-09-03T19:04:51Z</dc:date>
    </item>
  </channel>
</rss>

