<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic How to enable Vybrid TCON Spread Spectrum? in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/How-to-enable-Vybrid-TCON-Spread-Spectrum/m-p/495190#M5380</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Our product fails EMI testing because of the display pixel clock. We're using a TFT with TTL interface, controlled by the DCU and TCON drivers. I wonder if it's possible to enable spread spectrum for the TCON module. From the VybridRM I don't understand how the pixel clock is generated. The TCON module has its own Timing Signal Generator (TSG). Is the TSG related to the Clock Controller Module (CCM)? If I enable spread spectrum for PLL1 or PLL2 in the CCM, will this affect the TSG? If not, is there another way to enable spread spectrum for the TCON module?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your help&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Michael&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 22 Mar 2016 08:18:23 GMT</pubDate>
    <dc:creator>mpfgregory</dc:creator>
    <dc:date>2016-03-22T08:18:23Z</dc:date>
    <item>
      <title>How to enable Vybrid TCON Spread Spectrum?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/How-to-enable-Vybrid-TCON-Spread-Spectrum/m-p/495190#M5380</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Our product fails EMI testing because of the display pixel clock. We're using a TFT with TTL interface, controlled by the DCU and TCON drivers. I wonder if it's possible to enable spread spectrum for the TCON module. From the VybridRM I don't understand how the pixel clock is generated. The TCON module has its own Timing Signal Generator (TSG). Is the TSG related to the Clock Controller Module (CCM)? If I enable spread spectrum for PLL1 or PLL2 in the CCM, will this affect the TSG? If not, is there another way to enable spread spectrum for the TCON module?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your help&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Michael&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 Mar 2016 08:18:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/How-to-enable-Vybrid-TCON-Spread-Spectrum/m-p/495190#M5380</guid>
      <dc:creator>mpfgregory</dc:creator>
      <dc:date>2016-03-22T08:18:23Z</dc:date>
    </item>
    <item>
      <title>Re: How to enable Vybrid TCON Spread Spectrum?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/How-to-enable-Vybrid-TCON-Spread-Spectrum/m-p/495191#M5381</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I've found the solution myself. You need to enable spread spectrum for the DCU, not the TCON. In CCM_CSCMR1 you can select PLL1_PFD2 as DCU clock. Then you can enable spread spectrum for PLL1 in ANADIG_PLL1_SS:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;clrsetbits_le32(&amp;amp;anadig-&amp;gt;pll1_ss, 0xffffffff, (1 &amp;lt;&amp;lt; 15) | (4400 &amp;lt;&amp;lt; 16) | 11);&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 Mar 2016 14:35:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/How-to-enable-Vybrid-TCON-Spread-Spectrum/m-p/495191#M5381</guid>
      <dc:creator>mpfgregory</dc:creator>
      <dc:date>2016-03-22T14:35:17Z</dc:date>
    </item>
  </channel>
</rss>

