<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Vybrid LPDDR2 Hardware interface in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424095#M4668</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/karinavalencia"&gt;karinavalencia&lt;/A&gt;​, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I lack of experience with DDR but I belive that Suchith can use Processor Expert calibration tool as startup.&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_DRIVER_SUITE" title="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_DRIVER_SUITE"&gt;Processor Expert Software, Microcontroller Dr|Freescale&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Alejandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 30 Jun 2015 22:08:53 GMT</pubDate>
    <dc:creator>alejandrolozan1</dc:creator>
    <dc:date>2015-06-30T22:08:53Z</dc:date>
    <item>
      <title>Vybrid LPDDR2 Hardware interface</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424092#M4665</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear Experts,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are planning to use LPDDR2 memory (Winbond's W97AH6KBVX) with Vybrid VF5xx MPU. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Unfortunately the hardware interface / DDR Connection information given in Figure 18,&amp;nbsp; Pg. 34 of Hardware development guide (VYBRIDHDUG, Rev. 1, 05/2015) is very confusing. Moreover, the pin naming for Vybrid, by default, is given for DDR3 memory.&amp;nbsp; &lt;/P&gt;&lt;P&gt;Since we couldn't find any interface example in any documents, we were wondering whether we overlooked any or not. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please help in providing the proper hardware interface for LPDDR2. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hoping for your kind support.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you,&lt;/P&gt;&lt;P&gt;Warm regards,&lt;/P&gt;&lt;P&gt;Suchith&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Jun 2015 14:32:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424092#M4665</guid>
      <dc:creator>suchithmenon</dc:creator>
      <dc:date>2015-06-23T14:32:15Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid LPDDR2 Hardware interface</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424093#M4666</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please help us in our query.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 28 Jun 2015 10:41:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424093#M4666</guid>
      <dc:creator>suchithmenon</dc:creator>
      <dc:date>2015-06-28T10:41:40Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid LPDDR2 Hardware interface</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424094#M4667</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/alejandrolozano"&gt;alejandrolozano&lt;/A&gt;​are you able to&amp;nbsp; help here?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Jun 2015 18:42:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424094#M4667</guid>
      <dc:creator>karina_valencia</dc:creator>
      <dc:date>2015-06-29T18:42:41Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid LPDDR2 Hardware interface</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424095#M4668</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/karinavalencia"&gt;karinavalencia&lt;/A&gt;​, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I lack of experience with DDR but I belive that Suchith can use Processor Expert calibration tool as startup.&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_DRIVER_SUITE" title="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_DRIVER_SUITE"&gt;Processor Expert Software, Microcontroller Dr|Freescale&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Alejandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Jun 2015 22:08:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-LPDDR2-Hardware-interface/m-p/424095#M4668</guid>
      <dc:creator>alejandrolozan1</dc:creator>
      <dc:date>2015-06-30T22:08:53Z</dc:date>
    </item>
  </channel>
</rss>

