<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Vybrid ProcessorsのトピックRe: DMA1 is not working</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302528#M2674</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/timesyssupport"&gt;timesyssupport&lt;/A&gt; can you attend this case?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 28 Apr 2014 18:34:44 GMT</pubDate>
    <dc:creator>karina_valencia</dc:creator>
    <dc:date>2014-04-28T18:34:44Z</dc:date>
    <item>
      <title>DMA1 is not working</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302527#M2673</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I tried to toggle a pin with the a DMA triggered by a timer. With DMA0 it works properly but if I try to do the same with DMA1 it doesn’t work. DMA0 and 1 have the equal settings. I work with the A5 processor of TWR-VF65GS10 development tower debugged by DS-5 tool. I used the Processor Expert tool to generate the DMA init code.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Apr 2014 07:26:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302527#M2673</guid>
      <dc:creator>x_dex</dc:creator>
      <dc:date>2014-04-24T07:26:22Z</dc:date>
    </item>
    <item>
      <title>Re: DMA1 is not working</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302528#M2674</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/timesyssupport"&gt;timesyssupport&lt;/A&gt; can you attend this case?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Apr 2014 18:34:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302528#M2674</guid>
      <dc:creator>karina_valencia</dc:creator>
      <dc:date>2014-04-28T18:34:44Z</dc:date>
    </item>
    <item>
      <title>Re: DMA1 is not working</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302529#M2675</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Juergen,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you share some more information about the program you are running? Is it built from the MQX 4.0.2 Installer for Linux hosts, or something else? Which settings for DMA0 and 1 are you referring to?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Timesys Support&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Apr 2014 21:05:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302529#M2675</guid>
      <dc:creator>timesyssupport</dc:creator>
      <dc:date>2014-04-28T21:05:27Z</dc:date>
    </item>
    <item>
      <title>Re: DMA1 is not working</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302530#M2676</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;There is a difference in the set up in DMA0 and DMA1 when using the DMA mux, please see the following -&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt;Following are the key differences, &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt;1) During TCD configuration of DMA0, say if channel N(0&amp;lt;=N&amp;lt;=16) of DMA_CH_MUX0 has been used, we are going to program all TCD(N) of DMA0&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt;But for DMA1, since DMA_CH_MUX3 has been used, and say if channel N (0&amp;lt;=N&amp;lt;=16) of DMA_CH_MUX3 has been used, we would be programming TCD(N+16) registers of DMA1&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt;The following piece of code can illustrate it, &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; background: yellow; color: black;"&gt;if(DMA_CH_MUX_NO == 1 || DMA_CH_MUX_NO ==3) {&lt;/SPAN&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt;&lt;BR /&gt;&lt;SPAN style="background: yellow;"&gt;channel_num = channel_num + 16;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="background: yellow;"&gt;}&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt;&lt;BR /&gt;&lt;SPAN style="background: yellow;"&gt;#define DMA_TCD_ADDR&amp;nbsp; (SPP_DMA20_BASEADDRESS + 0x1000) + (0x20 * channel_num) + ((DMA_NO)*0x80000) ; // DMA_NO is 0 or 1&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; background: yellow; color: black;"&gt;PROGRAM DMA TCD registers&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt;2) FOR DMA_CH_MUX configuration, programming is tantamount, but for first case we program DMA_CH_MUX0, and for the other case, we program DMA_CH_MUX3&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black;"&gt;So, to summarize, the cardinal thing to take care, &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; background: yellow; color: black;"&gt;DMA0 + DMA_CH_MUX0 - Program channel N in DMA_CH_MUX, N in DMA &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="background: white;"&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; background: yellow; color: black;"&gt;DMA0 + DMA_CH_MUX1 - Program channel N in DMA_CH_MUX, (N+16) in DMA &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-family: 'Calibri','sans-serif'; color: black; font-size: 12pt;"&gt;&lt;BR /&gt;&lt;SPAN style="background: yellow;"&gt;DMA1 + DMA_CH_MUX2 - Program channel N in DMA_CH_MUX, N in DMA &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="background: yellow;"&gt;DMA1 + DMA_CH_MUX3 - Program channel N in DMA_CH_MUX, (N+16) in DMA &lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 30 Apr 2014 17:53:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/DMA1-is-not-working/m-p/302530#M2676</guid>
      <dc:creator>RossMcLuckie</dc:creator>
      <dc:date>2014-04-30T17:53:53Z</dc:date>
    </item>
  </channel>
</rss>

