<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: VF5xx /about adjust  LPDDR2 CS,CA timing. in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/VF5xx-about-adjust-LPDDR2-CS-CA-timing/m-p/291526#M2311</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please refer to one of your questions. &lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/message/364994#364994" style="font-size: 10pt; line-height: 1.5em;"&gt;https://community.freescale.com/message/364994#364994&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I just added a project code that might be helpful.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Alejandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 26 Nov 2013 04:07:09 GMT</pubDate>
    <dc:creator>alejandrolozan1</dc:creator>
    <dc:date>2013-11-26T04:07:09Z</dc:date>
    <item>
      <title>VF5xx /about adjust  LPDDR2 CS,CA timing.</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/VF5xx-about-adjust-LPDDR2-CS-CA-timing/m-p/291525#M2310</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, I use LPDDR2. I want to adjust(delay) CS,CA timing. Which DDRMC register should I set? Please give me advice. Best Regards, soichi yamamoto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Nov 2013 07:30:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/VF5xx-about-adjust-LPDDR2-CS-CA-timing/m-p/291525#M2310</guid>
      <dc:creator>soichiyamamoto</dc:creator>
      <dc:date>2013-11-21T07:30:43Z</dc:date>
    </item>
    <item>
      <title>Re: VF5xx /about adjust  LPDDR2 CS,CA timing.</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/VF5xx-about-adjust-LPDDR2-CS-CA-timing/m-p/291526#M2311</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please refer to one of your questions. &lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/message/364994#364994" style="font-size: 10pt; line-height: 1.5em;"&gt;https://community.freescale.com/message/364994#364994&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I just added a project code that might be helpful.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Alejandro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Nov 2013 04:07:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/VF5xx-about-adjust-LPDDR2-CS-CA-timing/m-p/291526#M2311</guid>
      <dc:creator>alejandrolozan1</dc:creator>
      <dc:date>2013-11-26T04:07:09Z</dc:date>
    </item>
  </channel>
</rss>

