<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: 2xQuadSPI on dev board? in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/2xQuadSPI-on-dev-board/m-p/265338#M1588</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;P&gt;Potential for XIP on one and data such as graphics assets on the other.&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 28 Feb 2013 03:43:10 GMT</pubDate>
    <dc:creator>Ragan_Dunham</dc:creator>
    <dc:date>2013-02-28T03:43:10Z</dc:date>
    <item>
      <title>2xQuadSPI on dev board?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/2xQuadSPI-on-dev-board/m-p/265337#M1587</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;any specific reason why there's 2xQuadSPI on tower dev. board for Vybrid?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;best regards,&lt;/P&gt;&lt;P&gt;Vladan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 Feb 2013 12:11:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/2xQuadSPI-on-dev-board/m-p/265337#M1587</guid>
      <dc:creator>VladanJovanovic</dc:creator>
      <dc:date>2013-02-20T12:11:11Z</dc:date>
    </item>
    <item>
      <title>Re: 2xQuadSPI on dev board?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/2xQuadSPI-on-dev-board/m-p/265338#M1588</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;P&gt;Potential for XIP on one and data such as graphics assets on the other.&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 28 Feb 2013 03:43:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/2xQuadSPI-on-dev-board/m-p/265338#M1588</guid>
      <dc:creator>Ragan_Dunham</dc:creator>
      <dc:date>2013-02-28T03:43:10Z</dc:date>
    </item>
    <item>
      <title>Re: 2xQuadSPI on dev board?</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/2xQuadSPI-on-dev-board/m-p/265339#M1589</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Somebody answered previously but can't see that answer now. Anyway, there's two QuadSPI flashes as Vybrid can "combine" them into single configuration with double throughput. Handy.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 28 Feb 2013 12:25:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/2xQuadSPI-on-dev-board/m-p/265339#M1589</guid>
      <dc:creator>VladanJovanovic</dc:creator>
      <dc:date>2013-02-28T12:25:45Z</dc:date>
    </item>
  </channel>
</rss>

