<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Vybrid mqxboot in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264191#M1459</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks for the reply! But I'm still wondering if there is no other option to restart the M4 from A5 side? Maybe I can modify the mqxboot application in any way?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Johannes&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 14 Oct 2013 10:06:43 GMT</pubDate>
    <dc:creator>johannestraxler</dc:creator>
    <dc:date>2013-10-14T10:06:43Z</dc:date>
    <item>
      <title>Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264188#M1456</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For the Vybrid platform there is the linux user space program "mqxboot" which allows to load and start an M4 image. I have a short test application for M4 which is using MQX and looks like this:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;PRE __default_attr="c++" __jive_macro_name="code" class="jive_text_macro _jivemacro_uid_13808817807948407 jive_macro_code" jivemacro_uid="_13808817807948407" modifiedtitle="true"&gt;
&lt;P&gt;void main_task ( )&lt;/P&gt;
&lt;P&gt;{&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; puts ("hello from M4");&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; while (1)&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; {&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // do nothing else&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; }&lt;/P&gt;
&lt;P&gt;}&lt;/P&gt;
&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When I load the image with mqxboot, everything is fine and I see the expected string on stdout. But when I try to load the image a second or third time the output is not done anymore, so I assume that the M4 application is still running from the first mqxboot-call.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Question: Is there an option to explicitely stop the M4 application and reload a new/other application?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Johannes&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 04 Oct 2013 10:17:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264188#M1456</guid>
      <dc:creator>johannestraxler</dc:creator>
      <dc:date>2013-10-04T10:17:43Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264189#M1457</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/timesyssupport"&gt;timesyssupport&lt;/A&gt; can you help&amp;nbsp; on this case?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Oct 2013 18:38:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264189#M1457</guid>
      <dc:creator>karina_valencia</dc:creator>
      <dc:date>2013-10-11T18:38:58Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264190#M1458</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Johannes,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Only one M4 application being loaded per Linux session is supported. In order to reload your M4 application, you will need to reset your board.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks, and let me know if you have any questions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Timesys Support&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Oct 2013 19:06:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264190#M1458</guid>
      <dc:creator>timesyssupport</dc:creator>
      <dc:date>2013-10-11T19:06:41Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264191#M1459</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks for the reply! But I'm still wondering if there is no other option to restart the M4 from A5 side? Maybe I can modify the mqxboot application in any way?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Johannes&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 14 Oct 2013 10:06:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264191#M1459</guid>
      <dc:creator>johannestraxler</dc:creator>
      <dc:date>2013-10-14T10:06:43Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264192#M1460</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Johannes,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When the Vybrid resets, the M4 clock is disabled. What the mqxboot utility does is it loads an MQX program into memory and releases the M4 clock, so the M4 core starts executing.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is no way to reset the M4 core without resetting the A5, so there is no way to start a new program on the M4.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks, and let me know if you have any questions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Timesys Support&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 15 Oct 2013 19:31:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264192#M1460</guid>
      <dc:creator>timesyssupport</dc:creator>
      <dc:date>2013-10-15T19:31:50Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264193#M1461</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;By writing 0x05fa0001 into 0xe000ed0c (VECTRESET of AIRCR) I was able to reset M4 and restart MQX while A5 is still running and unaffected.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 23 Mar 2014 16:18:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264193#M1461</guid>
      <dc:creator>pato3</dc:creator>
      <dc:date>2014-03-23T16:18:15Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264194#M1462</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Pato,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you please provide the page number in the Vybrid Reference Manual where this "AIRCR" register is described? PDF search for that term returned nothing. Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Mar 2014 02:06:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264194#M1462</guid>
      <dc:creator>jackblather</dc:creator>
      <dc:date>2014-03-24T02:06:17Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264195#M1463</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jack,&lt;/P&gt;&lt;P&gt;Unfortunately there is no single source of infos and it's all scattered around. From my experience of the past 4 or 5 months with this MCU, the Vybrid Reference Manual is just the starting point, then the ARM site is the next place to check out (but no fun at all with tons of documentations, revisions, infos relevant or not to the Vybrid)...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regarding the AIRCR, I found what I was looking for in Joseph Yiu's definitive guide to the ARM Cortex-M3 second edition Table 7.4 on page 113:&lt;/P&gt;&lt;P&gt;- VECTRESET Resets the Cortex-M3 processor (except debug logic), but this will not reset circuits outside the processor&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;which does exactly what I want.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Mar 2014 09:48:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264195#M1463</guid>
      <dc:creator>pato3</dc:creator>
      <dc:date>2014-03-24T09:48:04Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264196#M1464</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for that reference. I'll have to get that book. I also found this about the AIRCR on ARM's website:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0553a/Cihehdge.html" title="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0553a/Cihehdge.html"&gt;ARM Information Center&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Mar 2014 20:14:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264196#M1464</guid>
      <dc:creator>jackblather</dc:creator>
      <dc:date>2014-03-24T20:14:25Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264197#M1465</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Interesting, thanks Jack. So far writing 1 to VECTRESET has been working fine for me but it's good to know ARM recommends writing 0 instead.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Mar 2014 22:36:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264197#M1465</guid>
      <dc:creator>pato3</dc:creator>
      <dc:date>2014-03-24T22:36:13Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264198#M1466</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Can you try writing zero to that bit and see if that works, too? I have a feeling that they're not mentioning something.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Mar 2014 22:56:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264198#M1466</guid>
      <dc:creator>jackblather</dc:creator>
      <dc:date>2014-03-24T22:56:04Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264199#M1467</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You're right, writing 0 doesn't work!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 25 Mar 2014 11:46:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264199#M1467</guid>
      <dc:creator>pato3</dc:creator>
      <dc:date>2014-03-25T11:46:21Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264200#M1468</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;They said:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I think that "Unpredictable" behavior when writing a '1' to this bit is that it causes a reset to that core and only that core.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 25 Mar 2014 18:04:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264200#M1468</guid>
      <dc:creator>jackblather</dc:creator>
      <dc:date>2014-03-25T18:04:37Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264201#M1469</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I made a new video of my stuff and this pretty neat M4 reset feature is at 04:45&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://www.youtube.com/watch?v=Prykiy97e34&amp;amp;feature=youtube_gdata"&gt;https://www.youtube.com/watch?v=Prykiy97e34&amp;amp;feature=youtube_gdata&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When doing a Debug-Stop, the Crossworks toolchain invoques a Javascript which does the M4 reset:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;function DebugEndCM4() &lt;BR /&gt;{&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; TargetInterface.pokeWord(0xe000ed0c, 0x05fa0001);&amp;nbsp; // VECTRESET&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Apr 2014 19:13:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264201#M1469</guid>
      <dc:creator>pato3</dc:creator>
      <dc:date>2014-04-11T19:13:05Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264202#M1470</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I wonder if there's a way to poke that word in DS-5....&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 16 Apr 2014 16:35:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264202#M1470</guid>
      <dc:creator>jackblather</dc:creator>
      <dc:date>2014-04-16T16:35:47Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264203#M1471</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Have you tried asking ARM ?&lt;BR /&gt;That's what I did with Crossworks, thinking that this feature might be useful to others as well.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Apr 2014 08:32:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264203#M1471</guid>
      <dc:creator>pato3</dc:creator>
      <dc:date>2014-04-17T08:32:14Z</dc:date>
    </item>
    <item>
      <title>Re: Vybrid mqxboot</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264204#M1472</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This doesn't seem to work. I tried it with the 2N02G mask Vybrid. It looks like just a memory location as I can read back what I wrote.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 20 Nov 2014 03:12:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/Vybrid-mqxboot/m-p/264204#M1472</guid>
      <dc:creator>jackblather</dc:creator>
      <dc:date>2014-11-20T03:12:51Z</dc:date>
    </item>
  </channel>
</rss>

