<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: 2d-ace initialization in Vybrid Processors</title>
    <link>https://community.nxp.com/t5/Vybrid-Processors/2d-ace-initialization/m-p/260191#M1337</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We have found the reason, the CGM was not configured to enable the clock to 2D-ACE&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 26 Feb 2014 15:28:00 GMT</pubDate>
    <dc:creator>manoje_s_</dc:creator>
    <dc:date>2014-02-26T15:28:00Z</dc:date>
    <item>
      <title>2d-ace initialization</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/2d-ace-initialization/m-p/260190#M1336</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are trying to initialize the 2D-ACE from M4 and the registers seems to be not accessible. &lt;/P&gt;&lt;P&gt;e.g. Write to 0x40058018 (DISP_SIZE) results in a memory access violation exception. The debugger also shows up ---- for a memory dump of DCU register area.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can someone point me to where to look at enabling the access&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;System configuration used&lt;/P&gt;&lt;P&gt;MQX OS&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #282828; font-family: 'Trebuchet MS';"&gt;chip part number - PVF532R3K1CMK4&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #282828; font-family: 'Trebuchet MS';"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #282828; font-family: 'Trebuchet MS';"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 26 Feb 2014 06:49:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/2d-ace-initialization/m-p/260190#M1336</guid>
      <dc:creator>manoje_s_</dc:creator>
      <dc:date>2014-02-26T06:49:12Z</dc:date>
    </item>
    <item>
      <title>Re: 2d-ace initialization</title>
      <link>https://community.nxp.com/t5/Vybrid-Processors/2d-ace-initialization/m-p/260191#M1337</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We have found the reason, the CGM was not configured to enable the clock to 2D-ACE&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 26 Feb 2014 15:28:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Vybrid-Processors/2d-ace-initialization/m-p/260191#M1337</guid>
      <dc:creator>manoje_s_</dc:creator>
      <dc:date>2014-02-26T15:28:00Z</dc:date>
    </item>
  </channel>
</rss>

