<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic T1024-DDR3L Timing Budget Calculator/App Note in T-Series</title>
    <link>https://community.nxp.com/t5/T-Series/T1024-DDR3L-Timing-Budget-Calculator-App-Note/m-p/474394#M565</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;/P&gt;&lt;P&gt;I am planning to use the T1024 processor with the DDR3L-On board discrete implementation. &lt;/P&gt;&lt;P&gt;Is there any application notes/tools available for the timing budget calculation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Magesh.M&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 10 Dec 2015 08:08:36 GMT</pubDate>
    <dc:creator>mageshmohan</dc:creator>
    <dc:date>2015-12-10T08:08:36Z</dc:date>
    <item>
      <title>T1024-DDR3L Timing Budget Calculator/App Note</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-DDR3L-Timing-Budget-Calculator-App-Note/m-p/474394#M565</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;/P&gt;&lt;P&gt;I am planning to use the T1024 processor with the DDR3L-On board discrete implementation. &lt;/P&gt;&lt;P&gt;Is there any application notes/tools available for the timing budget calculation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Magesh.M&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Dec 2015 08:08:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-DDR3L-Timing-Budget-Calculator-App-Note/m-p/474394#M565</guid>
      <dc:creator>mageshmohan</dc:creator>
      <dc:date>2015-12-10T08:08:36Z</dc:date>
    </item>
    <item>
      <title>Re: T1024-DDR3L Timing Budget Calculator/App Note</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-DDR3L-Timing-Budget-Calculator-App-Note/m-p/474395#M566</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; Freescale have provided application note AN3940 “Hardware and Layout Design Considerations for DDR3 SDRAM Memory Interfaces”. There is also Micron’s technical note TN-41-13: “DDR3 Point-to-Point Design Support”.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Dec 2015 14:53:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-DDR3L-Timing-Budget-Calculator-App-Note/m-p/474395#M566</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2015-12-11T14:53:37Z</dc:date>
    </item>
  </channel>
</rss>

