<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>T-Series中的主题 E9171 AMDPU with T1040 RDB Board</title>
    <link>https://community.nxp.com/t5/T-Series/E9171-AMDPU-with-T1040-RDB-Board/m-p/2393679#M5452</link>
    <description>&lt;P&gt;I Am using E9171 Amdgpu with T1040 NXP Board, here does this GPU supports per to peer data transfer using amdgpu.? this NXP is connected to FPGA and GPU via PCIe switch. this GPU should be able able to get data directly from FPGA using QDMA driver and also&amp;nbsp; does this NXP board supports direct peer to peer feature using AMDGPU driver?&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
    <pubDate>Fri, 10 Jul 2026 10:09:25 GMT</pubDate>
    <dc:creator>Ganesh3955</dc:creator>
    <dc:date>2026-07-10T10:09:25Z</dc:date>
    <item>
      <title>E9171 AMDPU with T1040 RDB Board</title>
      <link>https://community.nxp.com/t5/T-Series/E9171-AMDPU-with-T1040-RDB-Board/m-p/2393679#M5452</link>
      <description>&lt;P&gt;I Am using E9171 Amdgpu with T1040 NXP Board, here does this GPU supports per to peer data transfer using amdgpu.? this NXP is connected to FPGA and GPU via PCIe switch. this GPU should be able able to get data directly from FPGA using QDMA driver and also&amp;nbsp; does this NXP board supports direct peer to peer feature using AMDGPU driver?&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 10 Jul 2026 10:09:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/E9171-AMDPU-with-T1040-RDB-Board/m-p/2393679#M5452</guid>
      <dc:creator>Ganesh3955</dc:creator>
      <dc:date>2026-07-10T10:09:25Z</dc:date>
    </item>
  </channel>
</rss>

