<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: T1024 lauterbach missmatch id code in T-Series</title>
    <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2029591#M5136</link>
    <description>&lt;P&gt;Hi Carlos,&lt;/P&gt;&lt;P&gt;I think you are right that the debugger didn't assert HRESET, as the failed access to the cores caused the SYStem.Up sequence to abort very early.&lt;/P&gt;&lt;P&gt;Do you know you can override the RCW with the debugger. There are two examples for NXP evaluation boards, which you can use as template and adopt for the needs of your hardware:&lt;/P&gt;&lt;P&gt;demo\powerpc64bit\hardware\qoriq_t1\t1024qds\demo_set_rcw.cmm&lt;BR /&gt;demo\powerpc64bit\hardware\qoriq_t1\t1024rdb\demo_set_rcw.cmm&lt;/P&gt;&lt;P&gt;in your TRACE32 installation folder.&lt;/P&gt;&lt;P&gt;Best regards,&lt;BR /&gt;Reinhard&lt;/P&gt;</description>
    <pubDate>Fri, 17 Jan 2025 07:59:26 GMT</pubDate>
    <dc:creator>rweiss</dc:creator>
    <dc:date>2025-01-17T07:59:26Z</dc:date>
    <item>
      <title>T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2028420#M5128</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;/P&gt;&lt;P&gt;I just trying to update the RCW for a T1024NXN7MQA using lauterbach.&amp;nbsp;&lt;/P&gt;&lt;P&gt;When the lauterbach tries to prepare the debugger shows a debug configuration error indicating that the IDCODE is incorrect.&lt;/P&gt;&lt;P&gt;Warning: SYStem.CPU setting does not match the detected CPU (IDCODE=0x0682101D).&lt;/P&gt;&lt;P&gt;Any idea about why is this happening?&lt;/P&gt;&lt;P&gt;Thanks in advance.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 15 Jan 2025 16:33:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2028420#M5128</guid>
      <dc:creator>CarlosV85</dc:creator>
      <dc:date>2025-01-15T16:33:03Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2028661#M5130</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226656"&gt;@CarlosV85&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Hope this post finds you well,&lt;/P&gt;
&lt;P&gt;Could you please provide us with more details about this situation?&lt;/P&gt;
&lt;P&gt;Are you able to provide us with a full screenshot of this situation?&lt;/P&gt;
&lt;P&gt;Could you please also provide us with your CodeWarrior version and in which OS are u using it?&lt;/P&gt;
&lt;P&gt;We will be aware for your kind reply.&lt;/P&gt;
&lt;P&gt;Have a great day.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Hector Villarruel S&lt;/P&gt;</description>
      <pubDate>Thu, 16 Jan 2025 03:01:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2028661#M5130</guid>
      <dc:creator>Hector_Villarruel</dc:creator>
      <dc:date>2025-01-16T03:01:17Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2028682#M5131</link>
      <description>&lt;P&gt;I am performing a board bring up for a custom board that uses the&amp;nbsp;T1024NXN7MQA. I am not using the code warrior only the lauterbach jtag. At the beggining the lauterbach recognized the T1024 as T1014. We make some changes on the board. The lauterbach recognizes the correct IDCODE but once we try to perform a System.up I am getting a debug port failure indicating that CPU core 0 timeout and RCW cannot be read.&lt;/P&gt;&lt;P&gt;I think that this error is caused due that the HRESET is never asserted to low.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 16 Jan 2025 03:46:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2028682#M5131</guid>
      <dc:creator>CarlosV85</dc:creator>
      <dc:date>2025-01-16T03:46:04Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2028943#M5132</link>
      <description>&lt;P&gt;Hi Carlos,&lt;/P&gt;&lt;P&gt;can you please post a screenshot of the AREA window (menu: View - Message Area) after the error occurred?&lt;/P&gt;&lt;P&gt;Did you check that the HRESET signal on your target hardware can actually be pulled to GND? If you don't see HRESET being asserted, it could mean either that the HRESET driver of the debug probe is not working, or that the HRESET signal of the target is tied to VCC.&lt;/P&gt;&lt;P&gt;Best regards,&lt;BR /&gt;Reinhard&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 16 Jan 2025 10:15:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2028943#M5132</guid>
      <dc:creator>rweiss</dc:creator>
      <dc:date>2025-01-16T10:15:36Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2029238#M5133</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;SPAN&gt;Reinhard&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Sure I attached the current area. I believe the hard coded RCW is not as expected since before this was causing an RESET_REQUEST_B.&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Carlos V.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 16 Jan 2025 19:26:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2029238#M5133</guid>
      <dc:creator>CarlosV85</dc:creator>
      <dc:date>2025-01-16T19:26:55Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2029591#M5136</link>
      <description>&lt;P&gt;Hi Carlos,&lt;/P&gt;&lt;P&gt;I think you are right that the debugger didn't assert HRESET, as the failed access to the cores caused the SYStem.Up sequence to abort very early.&lt;/P&gt;&lt;P&gt;Do you know you can override the RCW with the debugger. There are two examples for NXP evaluation boards, which you can use as template and adopt for the needs of your hardware:&lt;/P&gt;&lt;P&gt;demo\powerpc64bit\hardware\qoriq_t1\t1024qds\demo_set_rcw.cmm&lt;BR /&gt;demo\powerpc64bit\hardware\qoriq_t1\t1024rdb\demo_set_rcw.cmm&lt;/P&gt;&lt;P&gt;in your TRACE32 installation folder.&lt;/P&gt;&lt;P&gt;Best regards,&lt;BR /&gt;Reinhard&lt;/P&gt;</description>
      <pubDate>Fri, 17 Jan 2025 07:59:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2029591#M5136</guid>
      <dc:creator>rweiss</dc:creator>
      <dc:date>2025-01-17T07:59:26Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2030017#M5138</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;SPAN&gt;Reinhard&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;If I understood correctly then the demo example script corresponds to the NXP development board?&lt;/P&gt;&lt;P&gt;if yes I will need to update those scripts to match with my custom board?&amp;nbsp;&lt;/P&gt;&lt;P&gt;At least bit 0 to 387? and I will need to disable the PBI_SRC&lt;/P&gt;&lt;P&gt;Because I noticed that the scripts disable the core but the debug port fail continues.&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Carlos V.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 18 Jan 2025 00:51:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2030017#M5138</guid>
      <dc:creator>CarlosV85</dc:creator>
      <dc:date>2025-01-18T00:51:03Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2031956#M5141</link>
      <description>&lt;P&gt;Hello Hector&lt;/P&gt;&lt;P&gt;I was working with lauterbach but they recomended us to contact nxp.&lt;/P&gt;&lt;P&gt;can you help me to take a look for the following support ticket #00679535?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks in advance&lt;/P&gt;&lt;P&gt;Carlos V.&lt;/P&gt;</description>
      <pubDate>Wed, 22 Jan 2025 04:11:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2031956#M5141</guid>
      <dc:creator>CarlosV85</dc:creator>
      <dc:date>2025-01-22T04:11:45Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2032632#M5142</link>
      <description>&lt;P&gt;Now using the Code Warrior with the CODE TAP.&lt;/P&gt;&lt;P&gt;I am having the following issue when I execute the steps from AN12105 6.3 RAMboot process using CodeWarrior&lt;/P&gt;&lt;P&gt;Error launching t1024-core00_RAM_T1024_Download&lt;BR /&gt;CCSProtocolPlugin : Failed to reset the target&lt;BR /&gt;[CCS last error: T1020: Core not responding ]&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Carlos V.&lt;/P&gt;</description>
      <pubDate>Wed, 22 Jan 2025 22:32:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2032632#M5142</guid>
      <dc:creator>CarlosV85</dc:creator>
      <dc:date>2025-01-22T22:32:30Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 lauterbach missmatch id code</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2034115#M5143</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226656"&gt;@CarlosV85&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Hope this post finds you well,&lt;/P&gt;
&lt;P&gt;This post is to inform you that we are aware of case #00679535.&lt;/P&gt;
&lt;P&gt;In order to keep the communication on the same channel, I will close this case and kindly keep the communication on case #&lt;SPAN&gt;00679535.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Have a great day.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Hector Villarruel&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Sat, 25 Jan 2025 01:04:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-lauterbach-missmatch-id-code/m-p/2034115#M5143</guid>
      <dc:creator>Hector_Villarruel</dc:creator>
      <dc:date>2025-01-25T01:04:13Z</dc:date>
    </item>
  </channel>
</rss>

