<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: T2080 reboot in T-Series</title>
    <link>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1684071#M4684</link>
    <description>&lt;P&gt;hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/219909"&gt;@JHJ&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I would like to inform you that I'm working on your question, I will let you know as soon as I have an update.&lt;/P&gt;
&lt;P&gt;Thank you so much for your patience&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Sebastian&lt;/P&gt;</description>
    <pubDate>Fri, 07 Jul 2023 18:23:31 GMT</pubDate>
    <dc:creator>SebastianG</dc:creator>
    <dc:date>2023-07-07T18:23:31Z</dc:date>
    <item>
      <title>T2080 reboot</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1681868#M4680</link>
      <description>&lt;P&gt;Hello.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; A reboot occures while using the T2080.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; We did tests under two conditions. The contents of the test are as follows.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;No.1 PCIe single test - In this test, the frequency of rebooting is very low.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;1. DMA(From FPGA to CPU) interface : Gen1(2.5GT/s) * 4 lane or&amp;nbsp;&amp;nbsp;Gen2(5.0GT/s) * 4 lane&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;2. PCIe interrupt cycle : 300us under&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;3. Data transmission amount per PCIe interrupt cycle : 50Kbyte&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;No.2 PCIe + Local Bus - In this case, a reboot occurs within 1 hour.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;1. DMA(From FPGA to CPU) interface : Gen1(2.5GT/s) * 4 lane or&amp;nbsp;&amp;nbsp;Gen2(5.0GT/s) * 4 lane&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;2. PCIe interrupt cycle : 300us under&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;3. Data transmission amount per PCIe interrupt cycle : 50Kbyte&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;4. Local Bus(From FPGA to CPU) interface : 18.75MHz&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;5. Local Bus interrupt cycle : 10ms&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;6. Data transmission amount per Local Bus interrupt cycle : 100Kbyte&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 1. Does a reboot occur within an hour? (when multiple interrupts are used simultaneously between FPGA and CPU.)&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 2. Rebooting did not occur when combining the above two interrupts into PCIe interrupts. Please check if this is a reasonable method or not.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We wonder if you guys have had this kind of problem and hope you can suggest a solution.&lt;/P&gt;&lt;P&gt;Please answer as soon as possible. Thank you.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 05 Jul 2023 08:50:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1681868#M4680</guid>
      <dc:creator>JHJ</dc:creator>
      <dc:date>2023-07-05T08:50:10Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 reboot</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1684071#M4684</link>
      <description>&lt;P&gt;hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/219909"&gt;@JHJ&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I would like to inform you that I'm working on your question, I will let you know as soon as I have an update.&lt;/P&gt;
&lt;P&gt;Thank you so much for your patience&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Sebastian&lt;/P&gt;</description>
      <pubDate>Fri, 07 Jul 2023 18:23:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1684071#M4684</guid>
      <dc:creator>SebastianG</dc:creator>
      <dc:date>2023-07-07T18:23:31Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 reboot</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1687700#M4694</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/219909"&gt;@JHJ&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Apologies for the delayed response&lt;/P&gt;
&lt;P&gt;Could you please share with me a log for each case?&lt;/P&gt;</description>
      <pubDate>Thu, 13 Jul 2023 16:27:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1687700#M4694</guid>
      <dc:creator>SebastianG</dc:creator>
      <dc:date>2023-07-13T16:27:39Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 reboot</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1690255#M4702</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/203367"&gt;@SebastianG&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;Apologies for the delayed response.&lt;/P&gt;&lt;P&gt;This is the CPU(T2080) log checked through Teraterm.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;STRONG&gt;ctDevShutdown&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;ctDevShutdown&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;ctDevShutdown&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;ctDevPciSdlcShutdown?&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'll let you know if there are any more logs later.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 21 Jul 2023 08:46:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-reboot/m-p/1690255#M4702</guid>
      <dc:creator>JHJ</dc:creator>
      <dc:date>2023-07-21T08:46:36Z</dc:date>
    </item>
  </channel>
</rss>

