<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Machine-readable configuration register enumeration in T-Series</title>
    <link>https://community.nxp.com/t5/T-Series/Machine-readable-configuration-register-enumeration/m-p/1296166#M4089</link>
    <description>&lt;P&gt;We do not have any machine-readable enumeration of register definitions other than as presented in RM.&lt;/P&gt;</description>
    <pubDate>Tue, 22 Jun 2021 12:42:34 GMT</pubDate>
    <dc:creator>andrei_skok</dc:creator>
    <dc:date>2021-06-22T12:42:34Z</dc:date>
    <item>
      <title>Machine-readable configuration register enumeration</title>
      <link>https://community.nxp.com/t5/T-Series/Machine-readable-configuration-register-enumeration/m-p/1293077#M4083</link>
      <description>&lt;P&gt;Dear Sir/Madam,&lt;/P&gt;&lt;P&gt;for an activity related to configuration/control register analysis, we would like to know whether there is a machine readable enumeration of the register definitions available in the T2080RM, E6500RM and EREF_RM. That is, now we have to read the TRM pdf and, for each register, generate a csv/json register entry.&lt;BR /&gt;As an illustrative example, the following is the kind of information we would need to gather for registers IFC_NAND_ERATTR0 and DDR_CSn_BNDS:&lt;/P&gt;&lt;P&gt;IFC_NAND_ERATTR0&lt;BR /&gt;0:2, Reserved,&lt;BR /&gt;3:5, ERCS&lt;BR /&gt;6:22, Reserved&lt;BR /&gt;12, ERRTYPE&lt;BR /&gt;13:31, Reserved&lt;/P&gt;&lt;P&gt;DDR_CSn_BNDS&lt;BR /&gt;0:15, SAn&lt;BR /&gt;16:31, EAn&lt;/P&gt;&lt;P&gt;Thanks&lt;BR /&gt;Regards&lt;/P&gt;</description>
      <pubDate>Wed, 16 Jun 2021 08:05:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Machine-readable-configuration-register-enumeration/m-p/1293077#M4083</guid>
      <dc:creator>user12</dc:creator>
      <dc:date>2021-06-16T08:05:30Z</dc:date>
    </item>
    <item>
      <title>Re: Machine-readable configuration register enumeration</title>
      <link>https://community.nxp.com/t5/T-Series/Machine-readable-configuration-register-enumeration/m-p/1296166#M4089</link>
      <description>&lt;P&gt;We do not have any machine-readable enumeration of register definitions other than as presented in RM.&lt;/P&gt;</description>
      <pubDate>Tue, 22 Jun 2021 12:42:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Machine-readable-configuration-register-enumeration/m-p/1296166#M4089</guid>
      <dc:creator>andrei_skok</dc:creator>
      <dc:date>2021-06-22T12:42:34Z</dc:date>
    </item>
  </channel>
</rss>

