<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Fman microcode version for T1040RDB in T-Series</title>
    <link>https://community.nxp.com/t5/T-Series/Fman-microcode-version-for-T1040RDB/m-p/1206694#M3940</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; I am using T1040 processor&amp;nbsp; with silicon version is 1.1 and using&amp;nbsp;fsl_fman_ucode_t1040_r1.1_107_4_2.bin.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have noticed that the clock frequencies for QE ,FMAN,QMAN &amp;amp; PME are&amp;nbsp; different (lesser)&amp;nbsp; from the frequencies mentioned in T1040RDB documentation. And when performing throughput test i have noticed significant reduction in packet sizes.Please suggest the correct fman microcode version which needs to be fused in T1040rdb processor / suggest alternate solution.&amp;nbsp;&lt;/P&gt;&lt;P&gt;The Uboot initialization log is as shown below.&lt;/P&gt;&lt;P&gt;U-Boot 2014.07 (Apr 22 2020 - 12:01:10)&lt;/P&gt;&lt;P&gt;CPU0: T1040E, Version: 1.1, (0x85280011)&lt;BR /&gt;Core: e5500, Version: 2.1, (0x80241021)&lt;BR /&gt;Clock Configuration:&lt;BR /&gt;CPU0:1400 MHz, CPU1:1400 MHz, CPU2:1400 MHz, CPU3:1400 MHz,&lt;BR /&gt;CCB:400 MHz,&lt;BR /&gt;DDR:800 MHz (1600 MT/s data rate) (Asynchronous), IFC:33.333 MHz&lt;BR /&gt;QE:200 MHz&lt;BR /&gt;FMAN1: 400 MHz&lt;BR /&gt;QMAN: 200 MHz&lt;BR /&gt;PME: 200 MHz&lt;BR /&gt;L1: D-cache 32 KiB enabled&lt;BR /&gt;I-cache 32 KiB enabled&lt;BR /&gt;Reset Configuration Word (RCW):&lt;BR /&gt;00000000: 0818000e 0e000000 00000000 00000000&lt;BR /&gt;00000010: 69000002 80000002 ec027000 21000000&lt;BR /&gt;00000020: 00000000 00000000 00000000 0001a000&lt;BR /&gt;00000030: 00000000 00225a8f 00000000 00000000&lt;/P&gt;</description>
    <pubDate>Tue, 05 Jan 2021 08:40:40 GMT</pubDate>
    <dc:creator>suchitasharma</dc:creator>
    <dc:date>2021-01-05T08:40:40Z</dc:date>
    <item>
      <title>Fman microcode version for T1040RDB</title>
      <link>https://community.nxp.com/t5/T-Series/Fman-microcode-version-for-T1040RDB/m-p/1206694#M3940</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; I am using T1040 processor&amp;nbsp; with silicon version is 1.1 and using&amp;nbsp;fsl_fman_ucode_t1040_r1.1_107_4_2.bin.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have noticed that the clock frequencies for QE ,FMAN,QMAN &amp;amp; PME are&amp;nbsp; different (lesser)&amp;nbsp; from the frequencies mentioned in T1040RDB documentation. And when performing throughput test i have noticed significant reduction in packet sizes.Please suggest the correct fman microcode version which needs to be fused in T1040rdb processor / suggest alternate solution.&amp;nbsp;&lt;/P&gt;&lt;P&gt;The Uboot initialization log is as shown below.&lt;/P&gt;&lt;P&gt;U-Boot 2014.07 (Apr 22 2020 - 12:01:10)&lt;/P&gt;&lt;P&gt;CPU0: T1040E, Version: 1.1, (0x85280011)&lt;BR /&gt;Core: e5500, Version: 2.1, (0x80241021)&lt;BR /&gt;Clock Configuration:&lt;BR /&gt;CPU0:1400 MHz, CPU1:1400 MHz, CPU2:1400 MHz, CPU3:1400 MHz,&lt;BR /&gt;CCB:400 MHz,&lt;BR /&gt;DDR:800 MHz (1600 MT/s data rate) (Asynchronous), IFC:33.333 MHz&lt;BR /&gt;QE:200 MHz&lt;BR /&gt;FMAN1: 400 MHz&lt;BR /&gt;QMAN: 200 MHz&lt;BR /&gt;PME: 200 MHz&lt;BR /&gt;L1: D-cache 32 KiB enabled&lt;BR /&gt;I-cache 32 KiB enabled&lt;BR /&gt;Reset Configuration Word (RCW):&lt;BR /&gt;00000000: 0818000e 0e000000 00000000 00000000&lt;BR /&gt;00000010: 69000002 80000002 ec027000 21000000&lt;BR /&gt;00000020: 00000000 00000000 00000000 0001a000&lt;BR /&gt;00000030: 00000000 00225a8f 00000000 00000000&lt;/P&gt;</description>
      <pubDate>Tue, 05 Jan 2021 08:40:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Fman-microcode-version-for-T1040RDB/m-p/1206694#M3940</guid>
      <dc:creator>suchitasharma</dc:creator>
      <dc:date>2021-01-05T08:40:40Z</dc:date>
    </item>
    <item>
      <title>Re: Fman microcode version for T1040RDB</title>
      <link>https://community.nxp.com/t5/T-Series/Fman-microcode-version-for-T1040RDB/m-p/1206763#M3941</link>
      <description>&lt;P&gt;Please use the attached FMAN ucode.&lt;/P&gt;
&lt;P&gt;_106_&lt;BR /&gt;This IRAM package includes the following main features:&lt;BR /&gt;Custom Classification (CC), Independent-Mode (IM),&lt;BR /&gt;Host-Commands (HC), IPv4/6 Fragmentation (IPF),&lt;BR /&gt;IPv4/6 Reassembly (IPR), IPsec and Header Manipulation (HM).&lt;BR /&gt;Release Notes: DPAA_IPACC_ReleaseNote.pdf&lt;/P&gt;
&lt;P&gt;_107_&lt;BR /&gt;This IRAM package includes the following main features:&lt;BR /&gt;Custom Classification (CC), Independent-Mode (IM),&lt;BR /&gt;Host-Commands (HC) and Deep Sleep Auto Response (DSAR).&lt;BR /&gt;For DSAR the following features are supported: ARP, ICMP, ND and SNMP.&lt;BR /&gt;Release Notes: DPAA_DSAR_ReleaseNote.pdf&lt;/P&gt;
&lt;P&gt;_108_&lt;BR /&gt;This IRAM package includes the following main features:&lt;BR /&gt;NG CAPWAP, Custom Classification (CC), Independent-Mode (IM),&lt;BR /&gt;Host-Commands (HC), IPv4/6 Fragmentation (IPF),&lt;BR /&gt;IPv4/6 Reassembly (IPR), IPsec and Header Manipulation (HM).&lt;BR /&gt;Relese Notes: DPAA_NG_CAPWAP_ReleaseNote.pdf&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;CC IM HC IPF IPR HM DSAR CAPWAP&lt;BR /&gt;106 + + + + + + - -&lt;BR /&gt;107 + + + - - - + -&lt;BR /&gt;108 + + + + + + - +&lt;/P&gt;</description>
      <pubDate>Tue, 05 Jan 2021 09:49:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Fman-microcode-version-for-T1040RDB/m-p/1206763#M3941</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2021-01-05T09:49:50Z</dc:date>
    </item>
  </channel>
</rss>

