<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>T-SeriesのトピックRe: T1024 Single Clock mode</title>
    <link>https://community.nxp.com/t5/T-Series/T1024-Single-Clock-mode/m-p/1080455#M3718</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Figure 4-3 of the manual is correct, Serdes reference clocks should be provided externally. "Single oscillator source&lt;SPAN class="" style="font-size: 13px;"&gt;&lt;/SPAN&gt;" means that one clock source with fanout outputs can be used as a clock source as shown in the figure. The clock at DIFF_SYSCLK pins can&amp;nbsp; not be used to clock Serdes internally.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Bulat&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 10 Jun 2020 16:03:39 GMT</pubDate>
    <dc:creator>Bulat</dc:creator>
    <dc:date>2020-06-10T16:03:39Z</dc:date>
    <item>
      <title>T1024 Single Clock mode</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-Single-Clock-mode/m-p/1080454#M3717</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Actually we are using the CPU with the following clock fed but we have problems with SerDes locking at startup:&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;- 100MHz 1.8V DC-LVDS clock to DIFF_SYSCLK_P/N inputs;&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;- 100MHz 2.5V AC-LVPECL clock to SD1_REF_CLK1_P/N inputs;&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;- 100MHz 2.5V AC-LVPECL clock to SD1_REF_CLK2_P/N inputs;&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="text-decoration: underline;"&gt;Considerations&lt;/SPAN&gt;:&lt;/P&gt;&lt;P&gt;In 4.7.7.1.1 from RM is written that:&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;&lt;SPAN class="" style="font-size: 13px;"&gt; In this mode, single onboard oscillator can provide &lt;STRONG&gt;the reference clock (100MHz)&lt;/STRONG&gt; to the&lt;BR /&gt;following PLLs:&lt;BR /&gt;• Platform PLL&lt;BR /&gt;• Core PLLs&lt;BR /&gt;• USB PLL&lt;BR /&gt;• DDR PLL&lt;BR /&gt;• &lt;STRONG&gt;SerDes PLLs&lt;/STRONG&gt;&lt;/SPAN&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" style="font-size: 15px;"&gt;In fig. 4-3 "single oscillator mode", from RM: the 2x SerDes PLL are feed externally;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" style="font-size: 15px;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;In 4.1.1, datasheet it's written:&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;&lt;SPAN class="" style="font-size: 13px;"&gt;When using Single Oscillator Source clocking mode, a single onboard oscillator can provide &lt;STRONG&gt;the reference clock (100 MHz) to all the PLLs&lt;/STRONG&gt; (that is, Platform PLL, CoreCluster PLLs, DDR PLL, USB PLL and &lt;STRONG&gt;SerDes PLLs&lt;/STRONG&gt;).&lt;/SPAN&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In table 138, datasheet it's written:&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;&lt;SPAN class="" style="font-size: 13px;"&gt;"Single Oscillator Source" Reference clock mode supports &lt;STRONG&gt;differential reference clock pair frequency of 100 MHz&lt;/STRONG&gt;.&lt;/SPAN&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In 4.1.7, datasheet it's written:&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;&lt;SPAN class="" style="font-size: 13px;"&gt; The clock ratio between each of the two SerDes PLLs and their respective&lt;STRONG&gt; externally supplied&lt;/STRONG&gt; SD1_REF_CLKn_P/SD1_REF_CLKn_N inputs is determined by [...]&lt;/SPAN&gt; &lt;/P&gt;&lt;P&gt;&lt;SPAN class="" style="font-size: 15px;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="text-decoration: underline;"&gt;Questions&lt;/SPAN&gt;:&lt;/P&gt;&lt;P&gt;- is it true that SerDes PLL1/2 could be feed from ONLY one reference 100MHz differential clock (DIFF_SYSCLK_P/N) in "&lt;SPAN class=""&gt;Single Oscillator Source clocking mode&lt;/SPAN&gt;"?&lt;/P&gt;&lt;P&gt;- How can we enable "&lt;SPAN class=""&gt;Single Oscillator Source clocking mode&lt;/SPAN&gt;"?&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;P&gt;Giacomo&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Jun 2020 12:42:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-Single-Clock-mode/m-p/1080454#M3717</guid>
      <dc:creator>giacomo_gaspari</dc:creator>
      <dc:date>2020-06-10T12:42:23Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 Single Clock mode</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-Single-Clock-mode/m-p/1080455#M3718</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Figure 4-3 of the manual is correct, Serdes reference clocks should be provided externally. "Single oscillator source&lt;SPAN class="" style="font-size: 13px;"&gt;&lt;/SPAN&gt;" means that one clock source with fanout outputs can be used as a clock source as shown in the figure. The clock at DIFF_SYSCLK pins can&amp;nbsp; not be used to clock Serdes internally.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Bulat&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Jun 2020 16:03:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-Single-Clock-mode/m-p/1080455#M3718</guid>
      <dc:creator>Bulat</dc:creator>
      <dc:date>2020-06-10T16:03:39Z</dc:date>
    </item>
    <item>
      <title>Re: T1024 Single Clock mode</title>
      <link>https://community.nxp.com/t5/T-Series/T1024-Single-Clock-mode/m-p/1080456#M3719</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you Bulat.&lt;/P&gt;&lt;P&gt;Cheers!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 11 Jun 2020 06:13:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1024-Single-Clock-mode/m-p/1080456#M3719</guid>
      <dc:creator>giacomo_gaspari</dc:creator>
      <dc:date>2020-06-11T06:13:24Z</dc:date>
    </item>
  </channel>
</rss>

