<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Unable to handle kernel paging request for data at address 0x00000104 in T-Series</title>
    <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073735#M3704</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am working on a custom board based on T1042. I have use on board DDR3L discrete RAM in my design. I have successfully flashed U-BOOT, RCW, DTB, kernel and file-system in the NOR flash. When the board boots up, it is crashing at a point where file-system is being loaded to RAMDISK.&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have generated RAM's timing parameters through codewarrior DDRV Tool and used those parameters in my uboot.&amp;nbsp;&lt;/P&gt;&lt;P&gt;When I check my RAM through &lt;STRONG&gt;mtest&lt;/STRONG&gt; command in UBOOT, it always fails. But when I write some data on the RAM through &lt;STRONG&gt;mw&lt;/STRONG&gt; (memory write) command and read it back by &lt;STRONG&gt;md&lt;/STRONG&gt; (memory read) command, I found the same data that I have written on the memory.&lt;/P&gt;&lt;P&gt;I have attached kernal logs for the case when it crashes. Kindly help me to get rid of this error.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 27 Aug 2020 12:14:53 GMT</pubDate>
    <dc:creator>athershehzad</dc:creator>
    <dc:date>2020-08-27T12:14:53Z</dc:date>
    <item>
      <title>Unable to handle kernel paging request for data at address 0x00000104</title>
      <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073735#M3704</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am working on a custom board based on T1042. I have use on board DDR3L discrete RAM in my design. I have successfully flashed U-BOOT, RCW, DTB, kernel and file-system in the NOR flash. When the board boots up, it is crashing at a point where file-system is being loaded to RAMDISK.&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have generated RAM's timing parameters through codewarrior DDRV Tool and used those parameters in my uboot.&amp;nbsp;&lt;/P&gt;&lt;P&gt;When I check my RAM through &lt;STRONG&gt;mtest&lt;/STRONG&gt; command in UBOOT, it always fails. But when I write some data on the RAM through &lt;STRONG&gt;mw&lt;/STRONG&gt; (memory write) command and read it back by &lt;STRONG&gt;md&lt;/STRONG&gt; (memory read) command, I found the same data that I have written on the memory.&lt;/P&gt;&lt;P&gt;I have attached kernal logs for the case when it crashes. Kindly help me to get rid of this error.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Aug 2020 12:14:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073735#M3704</guid>
      <dc:creator>athershehzad</dc:creator>
      <dc:date>2020-08-27T12:14:53Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to handle kernel paging request for data at address 0x00000104</title>
      <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073736#M3705</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello&amp;nbsp;&lt;A _jive_internal="true" data-content-finding="Community" data-userid="300790" data-username="athershehzad" href="https://community.nxp.com/people/athershehzad" style="color: #3d9ce7; background-color: #ffffff; border: 0px; font-weight: 600; text-decoration: none; font-size: 11.9994px;"&gt;Ather Shehzad&lt;/A&gt;&lt;SPAN style="background-color: #ffffff; color: #646464; "&gt;,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="background-color: #ffffff; color: #646464; "&gt;Please use QCVS DDRv tool to do validated and optimization.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="background-color: #ffffff; color: #646464; "&gt;Please execute "Centering the clock", "Read/Write ODT and driver" validation and Operational DDR test.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="background-color: #ffffff; color: #646464; "&gt;Please refer to&amp;nbsp;&lt;A href="https://community.nxp.com/docs/DOC-333349"&gt;DDR Controller Configuration on LS2085/LS2080 Bringing up&lt;/A&gt;&amp;nbsp;and QCVS DDRv user manual&amp;nbsp;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/user-guide/QCVS_DDR_User_Guide.pdf" title="https://www.nxp.com/docs/en/user-guide/QCVS_DDR_User_Guide.pdf"&gt;https://www.nxp.com/docs/en/user-guide/QCVS_DDR_User_Guide.pdf&lt;/A&gt;&amp;nbsp;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="background-color: #ffffff; color: #646464; "&gt;Thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="background-color: #ffffff; color: #646464; "&gt;Yiping&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 28 Aug 2020 06:33:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073736#M3705</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2020-08-28T06:33:03Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to handle kernel paging request for data at address 0x00000104</title>
      <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073737#M3706</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I had already used DDR timing values that are generated by  QCVS DDRv tool.&lt;/P&gt;&lt;P&gt;When I test my memory through mtest command, the memory test always fails&lt;/P&gt;&lt;P&gt;and gets exactly opposite of what is expected. For example it gets&lt;/P&gt;&lt;P&gt;0xFFFFFFFF while expected 0x00000000. However when I test my memory through&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;mw&lt;/STRONG&gt; command and read through &lt;STRONG&gt;md&lt;/STRONG&gt; command in UBOOT, I always read what I&lt;/P&gt;&lt;P&gt;had written.&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Ather&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 28 Aug 2020 07:11:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073737#M3706</guid>
      <dc:creator>athershehzad</dc:creator>
      <dc:date>2020-08-28T07:11:44Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to handle kernel paging request for data at address 0x00000104</title>
      <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073738#M3707</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #646464; background-color: #ffffff;"&gt;Hello&amp;nbsp;&lt;SPAN style="color: #51626f;"&gt;Ather,&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="background-color: #ffffff; color: #51626f; "&gt;Can you pass "&lt;/SPAN&gt;&lt;SPAN style="color: #646464; background-color: #ffffff;"&gt;Operational DDR test" in your DDRv project?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #646464; background-color: #ffffff;"&gt;Thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #646464; background-color: #ffffff;"&gt;Yiping&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 28 Aug 2020 08:28:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1073738#M3707</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2020-08-28T08:28:43Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to handle kernel paging request for data at address 0x00000104</title>
      <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1147648#M3811</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Helo Yiping,&lt;/SPAN&gt;&lt;/P&gt;&lt;DIV&gt;I ran Operational DDR Test in a DDRv project. I am attaching the screen shots of the results. Can you suggest any solutions by looking at the screen shots? What do these results mean?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Can you please explain the working of these tests ?&lt;/DIV&gt;&lt;DIV&gt;What is the description of these tests?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Regards,&lt;/DIV&gt;&lt;DIV&gt;Ather&lt;/DIV&gt;</description>
      <pubDate>Fri, 04 Sep 2020 10:10:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1147648#M3811</guid>
      <dc:creator>athershehzad</dc:creator>
      <dc:date>2020-09-04T10:10:12Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to handle kernel paging request for data at address 0x00000104</title>
      <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1150152#M3813</link>
      <description>&lt;P&gt;Let's continue to discuss you problem in&amp;nbsp;&lt;A href="https://community.nxp.com/t5/CodeWarrior-for-QorIQ/DDR-Validation-Tool-Tests-Description/td-p/1147705" target="_blank"&gt;https://community.nxp.com/t5/CodeWarrior-for-QorIQ/DDR-Validation-Tool-Tests-Description/td-p/1147705&lt;/A&gt;.&lt;/P&gt;</description>
      <pubDate>Tue, 08 Sep 2020 07:34:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1150152#M3813</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2020-09-08T07:34:14Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to handle kernel paging request for data at address 0x00000104</title>
      <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1151026#M3820</link>
      <description>&lt;P&gt;OK.&lt;/P&gt;&lt;P&gt;Please tell the description of the tests if you know. And what does these results show ?&lt;/P&gt;</description>
      <pubDate>Wed, 09 Sep 2020 10:28:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1151026#M3820</guid>
      <dc:creator>athershehzad</dc:creator>
      <dc:date>2020-09-09T10:28:44Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to handle kernel paging request for data at address 0x00000104</title>
      <link>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1151904#M3824</link>
      <description>&lt;P&gt;Please refer to the description in&amp;nbsp;&lt;A href="https://community.nxp.com/t5/CodeWarrior-for-QorIQ/DDR-Validation-Tool-Tests-Description/td-p/1147705" target="_blank"&gt;https://community.nxp.com/t5/CodeWarrior-for-QorIQ/DDR-Validation-Tool-Tests-Description/td-p/1147705&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 11 Sep 2020 03:39:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Unable-to-handle-kernel-paging-request-for-data-at-address/m-p/1151904#M3824</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2020-09-11T03:39:43Z</dc:date>
    </item>
  </channel>
</rss>

