<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>T-SeriesのトピックRCW Problem with T1024 new design</title>
    <link>https://community.nxp.com/t5/T-Series/RCW-Problem-with-T1024-new-design/m-p/1021960#M3511</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We have a new design using a T1024 and are stuck. &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;The processor is connected to an FPGA on the IFC bus.&lt;/P&gt;&lt;P&gt;We setup the RCW source to be&amp;nbsp;0_0010 0101, which should tell it to get the RCW from the IFC bus.&lt;/P&gt;&lt;P&gt;Using an emulator we verified that the&amp;nbsp;POR Status Register 1 showed that value, so we know we have that right.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What address&amp;nbsp;&lt;SPAN style="display: inline !important; float: none; background-color: #ffffff; color: #3d3d3d; font-family: Helvetica Neue,Helvetica,Arial,Lucida Grande,sans-serif; font-size: 15px; font-style: normal; font-variant: normal; font-weight: 400; letter-spacing: normal; orphans: 2; overflow-wrap: break-word; text-align: left; text-decoration: none; text-indent: 0px; text-transform: none; -webkit-text-stroke-width: 0px; white-space: normal; word-spacing: 0px;"&gt; will the processor go to&lt;/SPAN&gt; for the RCW words over the IFC bus after it gets the RCW source? &amp;nbsp; We see address 0000 on AD[0..15] and A[16..31] = 000E.&amp;nbsp; The very next address is 4E on A[16..31]. &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you please explain what we are seeing here?&amp;nbsp; We expected to see accesses to 00000000 for the RCW words which is where we put the data. &amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Joe Vogl&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 07 Dec 2019 00:49:26 GMT</pubDate>
    <dc:creator>josephvogl</dc:creator>
    <dc:date>2019-12-07T00:49:26Z</dc:date>
    <item>
      <title>RCW Problem with T1024 new design</title>
      <link>https://community.nxp.com/t5/T-Series/RCW-Problem-with-T1024-new-design/m-p/1021960#M3511</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We have a new design using a T1024 and are stuck. &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;The processor is connected to an FPGA on the IFC bus.&lt;/P&gt;&lt;P&gt;We setup the RCW source to be&amp;nbsp;0_0010 0101, which should tell it to get the RCW from the IFC bus.&lt;/P&gt;&lt;P&gt;Using an emulator we verified that the&amp;nbsp;POR Status Register 1 showed that value, so we know we have that right.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What address&amp;nbsp;&lt;SPAN style="display: inline !important; float: none; background-color: #ffffff; color: #3d3d3d; font-family: Helvetica Neue,Helvetica,Arial,Lucida Grande,sans-serif; font-size: 15px; font-style: normal; font-variant: normal; font-weight: 400; letter-spacing: normal; orphans: 2; overflow-wrap: break-word; text-align: left; text-decoration: none; text-indent: 0px; text-transform: none; -webkit-text-stroke-width: 0px; white-space: normal; word-spacing: 0px;"&gt; will the processor go to&lt;/SPAN&gt; for the RCW words over the IFC bus after it gets the RCW source? &amp;nbsp; We see address 0000 on AD[0..15] and A[16..31] = 000E.&amp;nbsp; The very next address is 4E on A[16..31]. &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you please explain what we are seeing here?&amp;nbsp; We expected to see accesses to 00000000 for the RCW words which is where we put the data. &amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Joe Vogl&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 07 Dec 2019 00:49:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/RCW-Problem-with-T1024-new-design/m-p/1021960#M3511</guid>
      <dc:creator>josephvogl</dc:creator>
      <dc:date>2019-12-07T00:49:26Z</dc:date>
    </item>
    <item>
      <title>Re: RCW Problem with T1024 new design</title>
      <link>https://community.nxp.com/t5/T-Series/RCW-Problem-with-T1024-new-design/m-p/1021961#M3512</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Is IFC_A31 connected to the A0 of the FPGA?&lt;/P&gt;&lt;P&gt;Is the FPGA data bus 16-bit-wide?&lt;/P&gt;&lt;P&gt;If both "yes" - then RCW source has to be&amp;nbsp;0_0010 0111.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 10 Dec 2019 16:30:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/RCW-Problem-with-T1024-new-design/m-p/1021961#M3512</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2019-12-10T16:30:36Z</dc:date>
    </item>
  </channel>
</rss>

