<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>T-Series中的主题 Re: SerDes PEXx Protocol Control Register 7 Reset Value</title>
    <link>https://community.nxp.com/t5/T-Series/SerDes-PEXx-Protocol-Control-Register-7-Reset-Value/m-p/843328#M2826</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please note that the register is big-endian, so the value is 0x300C090 - i.e. EQ_EN is 0.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 30 Oct 2018 10:19:28 GMT</pubDate>
    <dc:creator>ufedor</dc:creator>
    <dc:date>2018-10-30T10:19:28Z</dc:date>
    <item>
      <title>SerDes PEXx Protocol Control Register 7 Reset Value</title>
      <link>https://community.nxp.com/t5/T-Series/SerDes-PEXx-Protocol-Control-Register-7-Reset-Value/m-p/843327#M2825</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;It appears in the QorIQ T2080 Reference Manual, Rev. 3, 11/2016 that the SerDesx_PEXnCR7[EQ_EN] reset value is 0, but when I check with an emulator it looks to be set.&amp;nbsp; Is the reset value listed in the reference manual incorrect for this register?&amp;nbsp; The full read yielded 0x90C0_0003 for SerDes1_PEX[0:3].&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 26 Oct 2018 22:09:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/SerDes-PEXx-Protocol-Control-Register-7-Reset-Value/m-p/843327#M2825</guid>
      <dc:creator>brianross</dc:creator>
      <dc:date>2018-10-26T22:09:01Z</dc:date>
    </item>
    <item>
      <title>Re: SerDes PEXx Protocol Control Register 7 Reset Value</title>
      <link>https://community.nxp.com/t5/T-Series/SerDes-PEXx-Protocol-Control-Register-7-Reset-Value/m-p/843328#M2826</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please note that the register is big-endian, so the value is 0x300C090 - i.e. EQ_EN is 0.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Oct 2018 10:19:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/SerDes-PEXx-Protocol-Control-Register-7-Reset-Value/m-p/843328#M2826</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2018-10-30T10:19:28Z</dc:date>
    </item>
    <item>
      <title>Re: SerDes PEXx Protocol Control Register 7 Reset Value</title>
      <link>https://community.nxp.com/t5/T-Series/SerDes-PEXx-Protocol-Control-Register-7-Reset-Value/m-p/843329#M2827</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I double-checked and made sure I performed a read returning big-endian format and I still get 0x90C00003 so it appears like SerDesx_PEXnCR7[EQ_EN] should be 1 by default.&amp;nbsp; I'm having trouble with PCIe Gen3 and want to make sure the autonomous equalization is enabled.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Oct 2018 13:38:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/SerDes-PEXx-Protocol-Control-Register-7-Reset-Value/m-p/843329#M2827</guid>
      <dc:creator>brianross</dc:creator>
      <dc:date>2018-10-30T13:38:29Z</dc:date>
    </item>
  </channel>
</rss>

