<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>T-SeriesのトピックRe: T2080 processor DDR3 initilalization</title>
    <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428087#M280</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;DDR parameters are defined in board configuration file. You can find specific file at the path \git\include\configs&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For example, T208xRDB.h file contains "#define CONFIG_DDR_SPD" since this board supports SODIM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;On the contrary, P1023RDS.h file provides the following comment with the following settings of DDR parameters:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"/* These are used when DDR doesn't use SPD.&amp;nbsp; */ "&lt;/P&gt;&lt;P&gt;#define CONFIG_SYS_SDRAM_SIZE&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 2048u&amp;nbsp;&amp;nbsp;&amp;nbsp; /* DDR is 2GB */ &lt;/P&gt;&lt;P&gt;...&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 22 Sep 2015 10:03:55 GMT</pubDate>
    <dc:creator>LPP</dc:creator>
    <dc:date>2015-09-22T10:03:55Z</dc:date>
    <item>
      <title>T2080 processor DDR3 initilalization</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428082#M275</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi All,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; We have designed a custom T2080 board based on T2080RDB reference design. Our Board has a soldered down DDR instead of a DIMM based found in reference design. We donot have an eeprom with SPD details. I see that the u-boot uses SPD data from DIMM for initializing the DDR on T2080RDB. How can I initialize the DDR using u-boot in my custom board?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Vijai&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Aug 2015 13:03:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428082#M275</guid>
      <dc:creator>vijaikumar</dc:creator>
      <dc:date>2015-08-10T13:03:49Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 processor DDR3 initilalization</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428083#M276</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;u-boot provides an option for the non-SPD initialization:"#if !defined(CONFIG_DDR_SPD)"&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please refer to target board initialization file ( for example, u-boot\board\freescale\p2020ds\p020ds.c)&lt;/P&gt;&lt;P&gt;The values are defined in u-boot\include\configs\p020ds.h&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Actual values depend on the design. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Freescale provides application note about DDR registers settings.&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://cache.freescale.com/files/32bit/doc/app_note/AN4039.pdf" rel="nofollow"&gt;http://cache.freescale.com/files/32bit/doc/app_note/AN4039.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also, the DDR (Double Data Rate RAM Memory) Validation tool (DDRv) is a software application that helps you “tune” the DDR settings that can be the most difficult to get "centered." &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_QORIQ_DDRV" rel="nofollow"&gt;http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=PE_QORIQ_DDRV&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 12 Aug 2015 08:01:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428083#M276</guid>
      <dc:creator>LPP</dc:creator>
      <dc:date>2015-08-12T08:01:50Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 processor DDR3 initilalization</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428084#M277</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pavel,&lt;SPAN class="j-post-author"&gt;&lt;STRONG&gt;&lt;BR /&gt;&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Thank you for your reply. Currently we are loading the RCW file from NAND. From T2080 Reference Manual, I understand that once a RCW file is loaded the processor should release the HRESET line. In our case the HRESET line is not being released, and we are unable proceed further. Can you suggest a way to debug this issue. I am also wondering what is the minimum RCW fields need to be configured properly in order for the processor to release the reset line.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 12 Aug 2015 09:50:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428084#M277</guid>
      <dc:creator>vijaikumar</dc:creator>
      <dc:date>2015-08-12T09:50:53Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 processor DDR3 initilalization</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428085#M278</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Vijai&lt;/P&gt;&lt;P&gt;AFAIK, there are 3 potential main causes for HRESET not&lt;/P&gt;&lt;P&gt;being released related to your case :&lt;/P&gt;&lt;P&gt;- PORESET_B is not deasserted by your external reset logic&lt;/P&gt;&lt;P&gt;- IFC NAND Flash interface reports an ECC error (when it&lt;/P&gt;&lt;P&gt;is configured as the RCW source)&lt;/P&gt;&lt;P&gt;- PBL reports an error while loading the RCW data&lt;/P&gt;&lt;P&gt;So in your case you can perhaps verify if any of the above&lt;/P&gt;&lt;P&gt;happens.&lt;/P&gt;&lt;P&gt;Pavel can probably shed more light into this.&lt;/P&gt;&lt;P&gt;Hope this helps&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Sinan Akman&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 12 Aug 2015 15:35:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428085#M278</guid>
      <dc:creator>sinanakman</dc:creator>
      <dc:date>2015-08-12T15:35:20Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 processor DDR3 initilalization</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428086#M279</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pavel&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to ask something on the DDR3 initialization for the custom t2080 board what Vijai had posted before.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I could not see "#if !defined(CONFIG_DDR_SPD)" in my UBoot source folder.&lt;/P&gt;&lt;P&gt;Can you please tell me where can I find it.&lt;/P&gt;&lt;P&gt;If it is not there how can I initialize DDR in UBoot since our custom board doen not have a DIMM module&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Flaby&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 Sep 2015 06:50:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428086#M279</guid>
      <dc:creator>flabyjacob</dc:creator>
      <dc:date>2015-09-22T06:50:28Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 processor DDR3 initilalization</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428087#M280</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;DDR parameters are defined in board configuration file. You can find specific file at the path \git\include\configs&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For example, T208xRDB.h file contains "#define CONFIG_DDR_SPD" since this board supports SODIM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;On the contrary, P1023RDS.h file provides the following comment with the following settings of DDR parameters:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"/* These are used when DDR doesn't use SPD.&amp;nbsp; */ "&lt;/P&gt;&lt;P&gt;#define CONFIG_SYS_SDRAM_SIZE&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 2048u&amp;nbsp;&amp;nbsp;&amp;nbsp; /* DDR is 2GB */ &lt;/P&gt;&lt;P&gt;...&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 Sep 2015 10:03:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428087#M280</guid>
      <dc:creator>LPP</dc:creator>
      <dc:date>2015-09-22T10:03:55Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 processor DDR3 initilalization</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428088#M281</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pavel,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks a lot for your response...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are able to initialize DDR3 of the custom t2080 board from UBoot and its up...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Flaby&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Sep 2015 04:53:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428088#M281</guid>
      <dc:creator>flabyjacob</dc:creator>
      <dc:date>2015-09-24T04:53:56Z</dc:date>
    </item>
    <item>
      <title>Re: T2080 processor DDR3 initilalization</title>
      <link>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428089#M282</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Same issue facing in the 32 bit DDR3 discrete chip configuration in t2080 SDK2.0&lt;/P&gt;&lt;P&gt;Please suggest where modification is required.&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Vidya&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 26 May 2017 06:52:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T2080-processor-DDR3-initilalization/m-p/428089#M282</guid>
      <dc:creator>vidyasagartata</dc:creator>
      <dc:date>2017-05-26T06:52:07Z</dc:date>
    </item>
  </channel>
</rss>

