<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>T-Series中的主题 In T2080 Processor CS0 is asserting while trying to assert CS1</title>
    <link>https://community.nxp.com/t5/T-Series/In-T2080-Processor-CS0-is-asserting-while-trying-to-assert-CS1/m-p/421973#M239</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In my T2080 processor board. The CS0 has been connected to a NOR flash of 256MB &amp;amp; one more NOR flash of 256MB is connected to the same bus with CS1 chip select. While trying to read the second NOR flash(CS1) the&amp;nbsp; CS0 is asserting. I have checked the memory mapping for CS0 &amp;amp; CS1.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kindly suggest what will be the probable root cause for this error.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Soumya&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 18 Apr 2015 12:37:07 GMT</pubDate>
    <dc:creator>soumyasephalika</dc:creator>
    <dc:date>2015-04-18T12:37:07Z</dc:date>
    <item>
      <title>In T2080 Processor CS0 is asserting while trying to assert CS1</title>
      <link>https://community.nxp.com/t5/T-Series/In-T2080-Processor-CS0-is-asserting-while-trying-to-assert-CS1/m-p/421973#M239</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In my T2080 processor board. The CS0 has been connected to a NOR flash of 256MB &amp;amp; one more NOR flash of 256MB is connected to the same bus with CS1 chip select. While trying to read the second NOR flash(CS1) the&amp;nbsp; CS0 is asserting. I have checked the memory mapping for CS0 &amp;amp; CS1.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kindly suggest what will be the probable root cause for this error.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Soumya&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 18 Apr 2015 12:37:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/In-T2080-Processor-CS0-is-asserting-while-trying-to-assert-CS1/m-p/421973#M239</guid>
      <dc:creator>soumyasephalika</dc:creator>
      <dc:date>2015-04-18T12:37:07Z</dc:date>
    </item>
    <item>
      <title>Re: In T2080 Processor CS0 is asserting while trying to assert CS1</title>
      <link>https://community.nxp.com/t5/T-Series/In-T2080-Processor-CS0-is-asserting-while-trying-to-assert-CS1/m-p/421974#M240</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day, my name Sergey&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;CSn (chip select n) selected if,&lt;/P&gt;&lt;P&gt;{BASE_ADDRn[0:7], (BASE_ADDRn[8:23] &amp;amp; AMn[0:15])} == {SYSTEM_ADDR[39:32], (SYSTEM_ADDR[31:16] &amp;amp; AMn[0:15])},&lt;/P&gt;&lt;P&gt;where&lt;/P&gt;&lt;P&gt;* SYSTEM_ADDR is a 40-bit incoming address from the system side. Index 39-32 represents 8 address msbs&lt;/P&gt;&lt;P&gt;* SYSTEM_ADDR[31:16] represent the next lower 16 address bits and the remain 16 lsbs are not used in the bank selection&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;* BASE_ADDRn[0:8] and BASE_ADDRn[8:23] is defined in the IFC_CSPRn_EXT and IFC_CSPRn.&lt;/P&gt;&lt;P&gt;* The address mask&amp;nbsp; AMn[0:15] is defined in the IFC_AMASKn&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1) &lt;STRONG&gt;HOWEVER after reset, until a first write transaction occurs to update AMASK0 register, all the transactions coming from the system side will always be mapped to CS0&lt;/STRONG&gt;. After receiving the first write transaction to update AMASK0, the chip select decoding logic will work as per the above mentioned equation.&lt;STRONG&gt; Ensure that AMASK0 has been set after reset.&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2) If you are sure that AMASK0 has been set then &lt;STRONG&gt;ensure that above mentioned equation does not provide overlapped regions for CS0 and CS1&lt;/STRONG&gt;.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3) If the CS0 and CS1 region settings are not overlapped then &lt;STRONG&gt;ensure that software really uses address for CS1 region in your test.&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 24 Apr 2015 08:37:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/In-T2080-Processor-CS0-is-asserting-while-trying-to-assert-CS1/m-p/421974#M240</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2015-04-24T08:37:57Z</dc:date>
    </item>
  </channel>
</rss>

