<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic T4240 DFloat calculated performance in T-Series</title>
    <link>https://community.nxp.com/t5/T-Series/T4240-DFloat-calculated-performance/m-p/688397#M2142</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Which document has a description of the floating point capability index for the T4240 Processor?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 22 May 2017 10:53:05 GMT</pubDate>
    <dc:creator>sunzhengyu</dc:creator>
    <dc:date>2017-05-22T10:53:05Z</dc:date>
    <item>
      <title>T4240 DFloat calculated performance</title>
      <link>https://community.nxp.com/t5/T-Series/T4240-DFloat-calculated-performance/m-p/688397#M2142</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Which document has a description of the floating point capability index for the T4240 Processor?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 22 May 2017 10:53:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T4240-DFloat-calculated-performance/m-p/688397#M2142</guid>
      <dc:creator>sunzhengyu</dc:creator>
      <dc:date>2017-05-22T10:53:05Z</dc:date>
    </item>
    <item>
      <title>Re: T4240 DFloat calculated performance</title>
      <link>https://community.nxp.com/t5/T-Series/T4240-DFloat-calculated-performance/m-p/688398#M2143</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please look e6500 Core Reference Manual, Chapter 10 "Execution Timing"&lt;/P&gt;&lt;P&gt;Table 10-4 shows "instruction latencies". In this table you can see two columns - "latency" and "repeat time". For example, for floating point multiply instruction "fmul" there will be 1 and 7. This means each instruction takes 7 clocks, but you can issue these instructions one-by-one at every clock in pipelined mode and have a result at every cycle.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Direct link to e6500 Core Reference Manual:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/assets/documents/data/en/reference-manuals/E6500RM.pdf" title="http://www.nxp.com/assets/documents/data/en/reference-manuals/E6500RM.pdf"&gt;http://www.nxp.com/assets/documents/data/en/reference-manuals/E6500RM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Alexander&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 May 2017 07:08:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T4240-DFloat-calculated-performance/m-p/688398#M2143</guid>
      <dc:creator>alexander_yakov</dc:creator>
      <dc:date>2017-05-25T07:08:48Z</dc:date>
    </item>
  </channel>
</rss>

