<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>T-SeriesのトピックT1042 DDR4 ALERT Query</title>
    <link>https://community.nxp.com/t5/T-Series/T1042-DDR4-ALERT-Query/m-p/663093#M1975</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using a DDR4 x32 configuration with a single x8 ECC chip. There are 3 Alert signals from the DDR chips. There is only one MAPAR_ERR_B pin. So how should I connect it? Please advise.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&amp;nbsp;&lt;/P&gt;&lt;P&gt;Gokul&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 02 Feb 2017 07:22:53 GMT</pubDate>
    <dc:creator>gokulkrishnan</dc:creator>
    <dc:date>2017-02-02T07:22:53Z</dc:date>
    <item>
      <title>T1042 DDR4 ALERT Query</title>
      <link>https://community.nxp.com/t5/T-Series/T1042-DDR4-ALERT-Query/m-p/663093#M1975</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using a DDR4 x32 configuration with a single x8 ECC chip. There are 3 Alert signals from the DDR chips. There is only one MAPAR_ERR_B pin. So how should I connect it? Please advise.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&amp;nbsp;&lt;/P&gt;&lt;P&gt;Gokul&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 02 Feb 2017 07:22:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1042-DDR4-ALERT-Query/m-p/663093#M1975</guid>
      <dc:creator>gokulkrishnan</dc:creator>
      <dc:date>2017-02-02T07:22:53Z</dc:date>
    </item>
    <item>
      <title>Re: T1042 DDR4 ALERT Query</title>
      <link>https://community.nxp.com/t5/T-Series/T1042-DDR4-ALERT-Query/m-p/663094#M1976</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The DDR4 chip ALERT signal is open-drain, so all ALERT signals have to be connected together and pulled up to GVDD through 4.7-10 kOhm.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 02 Feb 2017 08:52:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/T1042-DDR4-ALERT-Query/m-p/663094#M1976</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2017-02-02T08:52:44Z</dc:date>
    </item>
  </channel>
</rss>

