<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Memory POST test in T4240 SPL in T-Series</title>
    <link>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602437#M1377</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;It looks like that The T4240 e6500 L3 cache can be used as SRAM for your memory test code.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;The u-boot binary image is 768KBytes. The T4240 e6500 L2 SRAM bank size is 512KBytes. Therefore the T2080 e6500 L2 SRAM cannot be used for u-boot.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;It looks like that your memory test code can be loaded to L2 SRAM. Board can be restarted after memory test for u-boot loading.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel Chubakov&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 18 Nov 2016 04:28:10 GMT</pubDate>
    <dc:creator>Pavel</dc:creator>
    <dc:date>2016-11-18T04:28:10Z</dc:date>
    <item>
      <title>Memory POST test in T4240 SPL</title>
      <link>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602436#M1376</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I want to execute the Memory POST test (CONFIG_SYS_POST_MEMORY) in T4240 U-Boot. The board boots from SPI-Flash. Since&amp;nbsp;the "normal" U-Boot runs already in DDR, the test should be started in the SPL-loader. Has anybody ever run this test in SPL-loader?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Nov 2016 14:03:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602436#M1376</guid>
      <dc:creator>michaelborgelt</dc:creator>
      <dc:date>2016-11-17T14:03:55Z</dc:date>
    </item>
    <item>
      <title>Re: Memory POST test in T4240 SPL</title>
      <link>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602437#M1377</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;It looks like that The T4240 e6500 L3 cache can be used as SRAM for your memory test code.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;The u-boot binary image is 768KBytes. The T4240 e6500 L2 SRAM bank size is 512KBytes. Therefore the T2080 e6500 L2 SRAM cannot be used for u-boot.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;It looks like that your memory test code can be loaded to L2 SRAM. Board can be restarted after memory test for u-boot loading.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel Chubakov&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 18 Nov 2016 04:28:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602437#M1377</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2016-11-18T04:28:10Z</dc:date>
    </item>
    <item>
      <title>Re: Memory POST test in T4240 SPL</title>
      <link>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602438#M1378</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;Pavel,&lt;/P&gt;&lt;P&gt;thanks for your answer. So far I have the Memory tests are running in SPL. But only&amp;nbsp;for the first 2 GByte of RAM. Do you know how to address the whole RAM?&lt;/P&gt;&lt;P&gt;SPL maps only the first 2 GByte of RAM, I have configurations with 6 and 12 GByte.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;U-Boot Output:&lt;/P&gt;&lt;P&gt;Initializing....using SPD&lt;BR /&gt;4 GiB left unmapped&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; DDR:&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 18 Nov 2016 13:52:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602438#M1378</guid>
      <dc:creator>michaelborgelt</dc:creator>
      <dc:date>2016-11-18T13:52:14Z</dc:date>
    </item>
    <item>
      <title>Re: Memory POST test in T4240 SPL</title>
      <link>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602439#M1379</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear Michael,&lt;/P&gt;&lt;P&gt;which memory test is it? &lt;SPAN class="" lang="en"&gt;&lt;SPAN class=""&gt;How can the memory test be added to the SPL?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;I only need a factory test to &lt;SPAN class="" lang="en"&gt;&lt;SPAN class=""&gt;check if all address and data lines soldered (short circuit, open lines)?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class=""&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class=""&gt;regards,&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class=""&gt;Gottfried&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 09 Feb 2017 08:27:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602439#M1379</guid>
      <dc:creator>gottfriedwutzl</dc:creator>
      <dc:date>2017-02-09T08:27:06Z</dc:date>
    </item>
    <item>
      <title>Re: Memory POST test in T4240 SPL</title>
      <link>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602440#M1380</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt; background: white;"&gt;Look at the following page from Community about 2GByte RAM under u-boot:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt; background: white;"&gt;&lt;A class="jive-link-thread-small" data-containerid="2009" data-containertype="14" data-objectid="372327" data-objecttype="1" href="https://community.nxp.com/thread/372327"&gt;https://community.nxp.com/thread/372327&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel Chubakov&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 10 Feb 2017 06:07:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/T-Series/Memory-POST-test-in-T4240-SPL/m-p/602440#M1380</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2017-02-10T06:07:50Z</dc:date>
    </item>
  </channel>
</rss>

